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ABSTRACT 
 This dissertation presents the design of three high-performance 
successive-approximation-register (SAR) analog-to-digital converters (ADCs) 
using distinct digital background calibration techniques under the framework of a 
generalized code-domain linear equalizer. These digital calibration techniques 
effectively and efficiently remove the static mismatch errors in the analog-to-
digital (A/D) conversion. They enable aggressive scaling of the capacitive digital-
to-analog converter (DAC), which also serves as sampling capacitor, to the kT/C 
limit. As a result, outstanding conversion linearity, high signal-to-noise ratio 
(SNR), high conversion speed, robustness, superb energy efficiency, and minimal 
chip-area are accomplished simultaneously.  
The first design is a 12-bit 22.5/45-MS/s SAR ADC in 0.13-μm CMOS 
process. It employs a perturbation-based calibration based on the superposition 
property of linear systems to digitally correct the capacitor mismatch error in the 
weighted DAC. With 3.0-mW power dissipation at a 1.2-V power supply and a 
22.5-MS/s sample rate, it achieves a 71.1-dB signal-to-noise-plus-distortion ratio 
(SNDR), and a 94.6-dB spurious free dynamic range (SFDR). At Nyquist 
frequency, the conversion figure of merit (FoM) is 50.8 fJ/conversion step, the 
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best FoM up to date (2010) for 12-bit ADCs.  The SAR ADC core occupies 0.06 
mm2, while the estimated area the calibration circuits is 0.03 mm2. 
The second proposed digital calibration technique is a bit-wise-
correlation-based digital calibration. It utilizes the statistical independence of an 
injected pseudo-random signal and the input signal to correct the DAC mismatch 
in SAR ADCs. This idea is experimentally verified in a 12-bit 37-MS/s SAR 
ADC fabricated in 65-nm CMOS implemented by Pingli Huang. This prototype 
chip achieves a 70.23-dB peak SNDR and an 81.02-dB peak SFDR, while 
occupying 0.12-mm2 silicon area and dissipating 9.14 mW from a 1.2-V supply 
with the synthesized digital calibration circuits included. 
 The third work is an 8-bit, 600-MS/s, 10-way time-interleaved SAR ADC 
array fabricated in 0.13-μm CMOS process. This work employs an adaptive 
digital equalization approach to calibrate both intra-channel nonlinearities and 
inter-channel mismatch errors. The prototype chip achieves 47.4-dB SNDR, 63.6-
dB SFDR, less than 0.30-LSB differential nonlinearity (DNL), and less than 0.23-
LSB integral nonlinearity (INL). The ADC array occupies an active area of 1.35 
mm2 and dissipates 30.3 mW, including synthesized digital calibration circuits 
and an on-chip dual-loop delay-locked loop (DLL) for clock generation and 
synchronization. 
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
The unprecedented speed, power efficiency, and integration level of 
modern complimentary metal oxide semiconductor (CMOS) technology motivate 
the replacement of conventional analog signal processing by digital alternatives in 
scaled process nodes. Analog-to-digital converters (ADCs), as the interface 
circuits that bridge the analog world and the digital regime, are powerfully driven 
to enhance their performance, while reducing the power consumption.  
Improving power efficiency of the analog-to-digital (A/D) conversion is a 
long-lasting and relentless mission. Figure 1.1 shows the Walden figure of merit 
(FoM) [1] of Nyquist ADC works published at the International Solid-State 
Circuits Conference (ISSCC) and the VLSI Symposium from 2000 to 2010 versus 
their effective number of bits (ENOB). The FoM of ADCs with 6 to 10-bit ENOB, 
windowed by dashed lines in Figure 1.1, has improved by one order of magnitude 
in the last three years and has reached the 10 fJ/conversion step [2, 3]. These 
ADCs have numerous applications in portable consumer products, such as digital 
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cameras, cell phones, game consoles and GPS receivers, where power efficiency 
is of a paramount importance.  
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Figure 1.1: The Walden FoM versus ENOB of state-of-the-art ADCs published 
at the ISSCC and the VLSI Symposium from 2000 to 2010. 
On the right side of the window (ENOB>10 bit), the power efficiency of 
high-resolution ADCs does not improve dramatically. A key reason is that they 
are noise limited but technology scaling does not help noise. Moreover, low 
power supply in the scaled process directly limits signal swing and therefore 
limits the ADC dynamic range, which causes the resolution of Nyquist ADCs to 
hardly exceed 14 bit. These ADCs are used in applications demanding large 
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dynamic range, such as software-defined radio, base station and medical imaging 
[4, 5].  
The left side of the window (ENOB<6 bit) is the scenario of ADCs with 
low to moderate resolutions. These ADCs are typically targeted for high-speed 
applications, such as radar signal processing, optical communications and wide-
band measurement equipment. Nowadays, their sampling rate (fs) can increase to 
tens of gigasample per second (GS/s) [6, 7]. The power efficiency of these ADCs 
is improving at a slower pace than that of the ADCs falling in the window due to 
the slower scaling of wiring and contacts than that of the transistors.  
The high-end applications of ADCs in the left and right scenarios concern 
performance much more than power efficiency. They are, most likely, not 
supplied by batteries. Figure 1.2 summarizes fs of the published Nyquist ADCs 
versus their ENOB. The ENOB almost stops at 14 bit due to the limited dynamic 
range with low power supply, but fs continually increases. The signal bandwidth 
(typically half of fs) eventually hits the limit set by aperture-jitter. State of the art 
ADCs are approaching 100 fs. 
Unlike digital circuits, the analog and mix-mode circuits suffer from side 
effects of deeply scaled CMOS technologies, such as low power supply and low 
device intrinsic gain, which can degrade the analog-to-digital (A/D) conversion 
accuracy and power efficiency. However, recently, ADCs that have emerged 
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obviously not only run much faster with accuracy maintained, but also consume 
even less power. 
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Figure 1.2: The sample rate versus ENOB of state-of-the-art ADCs published at the 
ISSCC and the VLSI Symposium from 2000 to 2010. 
The key contributor to this fabulous trend is the adoption of low power 
and scaling friendly ADC architectures [8-11]. The successive-approximation-
register (SAR) ADC architecture is well known for its power efficiency. Aside 
from possible DC power consumption in the comparator, switch capacitor (SC) 
SAR ADCs consume only dynamic power. In addition, they are very compatible 
with deeply scaled CMOS technologies: being switching intensive, they directly 
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benefit from the faster transistor speed; being free of precision amplification, they 
are less affected by the degraded transistor intrinsic gain. Therefore, SAR ADCs 
become increasingly attractive. In the recently published ADC works in major 
circuit conferences and journals, SAR ADCs have dominated over pipelined 
ADCs in the design window of fs ≤ 100 MHz and ENOB ≤ 10 bit. In the 
meantime, better ADC architectures have also been explored to help high-speed 
A/D conversion. Time-interleaved ADC arrays have begun to replace single-
channel high-speed conversion architectures, such as flash and folding. They 
typically utilize a bank of ADCs, each with moderate speed and relatively high 
power efficiency, to achieve extremely high conversion speed. As a result, time-
interleaved ADC arrays are less dependent on fT of transistors than single channel 
ADCs are. Consequently, they provide better balance between speed and 
resolution, and open a pathway to achieve higher sampling rate with better power 
efficiency. For example, Agilent has used a time-interleaved ADC array to 
successfully build an 8-bit 80-GS/s ADC for its latest high-performance 
oscilloscope [12]. 
 However, gaining popularity due to the architectural advantages dose not 
imply that their inherent limitations are removed or mitigated. For example, the 
linearity of SAR architecture is still limited by the digital-to-analog converter 
(DAC) mismatch errors, which do not scale with process advances; the accuracy 
of the time-interleaved architecture is still undermined by various channel 
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mismatch errors. Nonetheless, precision techniques are crucial to improve ADC 
performance further in deeply scaled technologies. 
  Precision techniques have accompanied high-resolution ADCs since the 
birth of the first monolithic ADC in the 1970s. Post-fabrication laser trimming 
was first used to make ADCs beyond 8-bit resolution. Later on, pre-fabrication 
precision techniques were developed. Common-centroid and interdigitation in 
layout were proven to be effective ways to mitigate gradient errors [13]. 
Designers proposed (analog) circuit-level solutions, such as on-chip trimming and 
capacitor error-averaging, which ease the layout and testing tasks at cost of 
hardware or stringent timing overhead [14, 15]. Another category of precision 
techniques was known as digital calibration or digital post processing, which 
debuted in the 1980s [16, 17] and has boomed since 1990s. As these techniques 
address analog issues digitally, the bridge role of ADCs produces system-level 
convenience and simplicity, where digital calibration circuits are able to combine 
with the trailing digital signal processor. More importantly, the continuity of 
Moore’s law makes the exchange of digital gates for analog accuracy increasingly 
worthwhile, e.g., lower power, less area, and more flexibility. Another noteworthy 
advantage of digital calibration techniques over others is the absence of the 
digital-to-analog feedback. This leads to maximal optimization of analog circuits 
in terms of power, speed and reliability; and it also significantly relaxes the effort 
of design and testing.  
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The digital calibration can be divided into two categories: the foreground 
and the background. Foreground calibrations rely on the prior-knowledge of the 
input signal. By observing the difference between the real digital output and the 
desired output, the conversion errors are measured and compensated. Foreground 
calibrations interrupt the ADC normal operation to apply specific stimulus at the 
input. Typically, they cannot track process, voltage and temperature (PVT) 
variations. The background counterparts do their job transparently to users. They 
are able to correct the A/D conversion errors during the normal A/D operation, 
because they perform the calibration in the aspect of signal processing based on 
the system characteristics. Background calibrations execute adaptively and they 
are able to track the PVT variations. Usually, additional hardware or testing 
signals are applied to produce adequate observability of the conversion errors [18-
28]. 
 
1.2 Research Goals 
This research aims to design high-resolution and high-speed Nyquist 
ADCs in the power efficient and scaling-friendly SAR conversion architecture 
using effective and efficient digital calibration techniques, under the framework 
of a generalized code-domain linear equalizer. The underneath design 
methodology is to optimize the circuit design in terms of power efficiency and 
conversion speed, and to render digital post-processing to correct analog 
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impairments due to imperfect fabrication. This leads to better performance, lower 
power consumption, less silicon area, and higher reliability for Nyquist ADCs in 
deeply scaled CMOS technologies. The following measures were taken to achieve 
the goal: 
§ Investigated analog error sources of SAR ADCs (Chapter 2). 
§ Explored the architectural advantages of SAR ADCs (Chapter 2). 
§ Built a generalized code-domain linear equalizer for SAR ADCs, and 
analyzed DAC mismatch errors and offset (Chapter 3). 
§ Explored the digital correctability of SAR ADCs (Chapter 3). 
§ Developed a procedure to optimize the bit weight radix and the number of 
conversion steps of a sub-radix-2 SAR ADC (Chapter 3). 
§ Proposed perturbation-based and bit-wise-correlation-based digital 
calibration techniques to correct DAC mismatch errors in SAR ADCs 
(Chapter 4,5). 
§ Explored dynamic threshold technique to treat dynamic errors in SAR 
ADCs (Chapter 4,5). 
§ Implemented two 12-bit SAR ADCs and experimentally verified the two 
proposed digital calibration techniques (Chapter 4,5). 
§ Proposed a time-interleaved A/D conversion architecture with equalization-
based digital calibration to address various channel mismatch errors 
systematically (Chapter 6). 
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§ Implemented an 8-bit 10-way time-interleaved SAR ADC array and 
experimentally verified the proposed architecture (Chapter 6). 
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CHAPTER 2 
SAR ADC ARCHITECTURE AND 
DESIGN CHALLENGES 
This chapter starts with three basic conversion algorithms of Nyquist 
ADCs. Then, SAR conversion architecture is reviewed in the aspect of the 
realization of binary search algorithm. After that, architectural advantages and 
analog error sources are analyzed. In the end, design challenges of SAR ADCs are 
discussed. 
 
2.1   Conversion Algorithms of Nyquist ADCs 
 ADCs convert analog signals (continuous time and continuous magnitude) 
into digital signals (discrete time and discrete magnitude) by sampling and 
quantizing. Sampling is, generally speaking, a simpler and faster operation than 
quantizing. Thus, most design and research efforts aim to improve quantizing.  
An ideal N-bit quantizer has 2N-1 uniformly spaced decision levels over its 
full scale range. Each decision level corresponds to one distinct digital output 
code. The process of quantization is basically a process of searching for the 
decision level (the corresponding digital code) closest to the analog sample (Vin). 
11 
 
The difference between the decision level and Vin is quantization error. Three key 
search algorithms widely used in Nyquist ADCs are as follows. 
 1. Exhaustive search (type I) directly compares the analog sample with all 
2N-1 possible decision levels. The 2N-1 decision levels have one-to-one mapping 
to the 2N-1 digital bits (thermometer codes) in sequence; i.e, by convention the 
lowest decision level is mapped to code 00…0, and the highest is mapped to code 
11…1. If the analog sample sits between the ith and (i+1)th decision levels, the 
ADC will convert it to the digital code corresponding to the ith decision level. 
Figure 2.1 takes the quantization of 0.6 by a 5-bit ADC, with a full scale range 
from -1 to 1, for example. As 0.6 is greater than the decision level of the code 
11001 (0.563), but less than the decision level of the code 11010 (0.625), it is 
converted to the binary code 11001. Exhaustive search can be done is one step 
(flash ADCs) or multistep (integration ADCs). The main drawback of exhaustive 
search is that the number of decision levels grows exponentially with the 
resolution N. It is inefficient and even impractical to implement ADCs using the 
exhaustive search when N is large.    
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Figure 2.1: An example of 5-bit quantization using exhaustive search algorithm. 
2. Binary search (type II) does the search in a repetitive way: it first 
resolves one bit by comparing the analog signal under process with the middle 
decision level of the current search range, and then halves the search range upon 
the decision. Again, a 5-bit ADC with binary search is used as an example.  
Figure 2.2 depicts the conversion procedure. Initially, the search range is 
the full scale range (VFS), from -1 to 1 in this example. In the first conversion step, 
Vin (0.6) is compared with the middle decision level (0) of the search range. As Vin 
is greater, the ADC outputs ‘1’ and the subsequent search range is reduced to the 
upper half of the current search range (0 to 1). Inversely, if Vin is smaller than 0, 
 
Figure 2.2: An example of 5-bit quantization using binary search algorithm. 
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ADC outputs ‘0’, and the subsequent search range is narrowed to the lower half  
(-1 to 0). This process repeats four times afterwards and finally the ADC converts 
Vin (0.6) to the binary code 11001. As the search range is reduced to VFS/25 after 
five conversion steps, the quantization error should be less than VFS/25 (one LSB). 
Binary search conducts N comparisons for an N-bit resolution, which is far more 
efficient than the exhaustive search. However, the binary search is more 
vulnerable to errors during the conversion process. As it drops half of the search 
range in each conversion step, even a small mistake in one step could mislead 
subsequent searches into the wrong range, resulting in gross conversion errors. To 
avoid such detrimental mistakes, the ADC must produce very accurate decision 
levels and conduct every comparison precisely, which may be difficult to 
accomplish in practice. The binary search algorithm is used in SAR ADCs and a 
generalized search algorithm with radix > 2 is used in subranging ADCs.   
3. Revised binary search (type III) is a metamorphism of binary search. 
The transfer curve in one conversion step is drawn in Figure 2.3. It produces a 
residue signal by adding -0.5 or 0.5 to the current analog signal under process (Vi) 
depending on whether it is larger or smaller than the middle decision level of the 
full swing (0). The residue is amplified by 2 to produce the analog output (Vo), 
which has a full signal swing. In fact, Vo is twice the quantization error in a 1-bit 
quantization. Considering N-bit quantization by cascading the transfer curve 
(Figure 2.3) N times, Vo in the Nth conversion step is the overall quantization error 
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amplified by 2N. The whole search process is basically a process of amplifying 
quantization error and further quantizing it. Amplification is a unique procedure 
to type III. It is crucial because it keeps the signal range constant throughout 
conversion, which significantly relaxes the decision level generation and the 
comparison accuracy in each conversion step.  
 
Figure 2.3: Transfer curve of the revised binary search algorithm in one step. 
To illustrate a complete conversion process, let us, again, take a 5-bit 
ADC as an instance, which is drawn in Figure 2.4. Initially, the search range is 
full signal range, from -1 to 1 in this example. In the first step, Vin (0.6) is 
compared to 0, which is the decision level sitting at the middle of the search range. 
As Vin is greater than 0, according to the transfer curve in Figure 2.3, the ADC 
outputs a digital code of ‘1’ and generates Vo of 0.2. Vo of 0.2 is twice the 
quantization error after the first conversion step, and it is taken as an input of the  
15 
 
 
Figure 2.4: An example of 5-bit quantization using revised binary search 
algorithm. 
second conversion step for further quantization. The operations of the comparison 
and the residue amplification repeat. After five such iterations, the search range is 
still full signal range, but Vo now is 25 times of the 5-bit quantization error, which 
implies the quantization error is less than VFS/25 (one LSB). In this way, the ADC 
successfully converts 0.6 to the binary code 11001. Although here we take one bit 
per conversion step for example, it can easily be generalized to n-bits per 
conversion step (n>1), where the residue will be amplified by 2n. Type III has 
salient features: first, the signal range and the decision level are always constant; 
second, the residue does not necessarily decease during the conversion process. 
These features bring significant benefits to facilitate the A/D conversion in certain 
applications. The first feature enables all conversion steps to share the same 
reference voltages (+1, -1, 0) and the second feature greatly relaxes the 
comparison accuracy requirement in LSBs. An important side benefit with residue 
amplification is noise suppression as the signal is amplified in every step. The 
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representatives using this search algorithm are pipelined ADCs and algorithmic 
(cyclic) ADCs.  
 We have described three basic conversion algorithms of Nyquist ADCs. 
They are realized by analog circuits, such as comparators, DACs, and amplifiers, 
with auxiliary digital control circuits. They have different features and therefore 
different main applications. However, type II (SAR ADCs) has gained great 
popularity in recent years. One example is that the ISSCC 2010 even had a special 
section for SAR ADCs. The main reason is that type II can be relatively easy to 
implement in scaled technologies. In the scaled process, fast switching is easy, but 
precision amplification is difficult. Therefore, type II can be well implemented 
because it is switching intensive and free of precision amplification. In contrast, 
type III relies on precision amplification and therefore suffers great difficulties in 
implementation in scaled technologies. ADCs employing type I also face severe 
challenges. Integration ADCs have almost disappeared on account of their slow 
speed. Flash ADCs are losing ground to other types using the time-interleaving 
technique, due to its hardware and power inefficiency. 
 
2.2   SAR Architecture  
 Conventional SAR ADCs employ the binary search algorithm to do A/D 
conversion efficiently. In this section, the SAR architecture will be elaborated to 
explain how the algorithm is actually implemented.  
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As depicted in Figure 2.2, there are three analog operations involved in the 
SAR A/D conversion: tracking/holding signal, generating decision levels and 
making comparison. They can be mapped into the block diagram shown in Figure 
2.5. The track/hold (T/H) block samples the varying input and holds the sampled 
signal (Vheld) for the whole conversion. The comparator resolves bits by 
comparing Vheld and DAC output (VDAC). The SAR controller reconfigures the 
DAC based on the comparator decision, which produces an updated reference 
(decision level) VDAC. 
 
Figure 2.5: Conceptual block diagram of a SAR ADC. 
In 1975, the first SAR ADC based on the charge redistribution principle 
was proposed by J. L. McCreary and P. R. Gray [29].  It combines the T/H with 
the capacitive DAC, and performs subtraction between Vin and VDAC in charge 
domain. As only the polarity of Vin less VDAC matters, the comparator degenerates 
to a zero-crossing comparator. An N-bit charge-redistribution-based SAR ADC is 
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shown in Figure 2.6, which consists of an N-bit capacitive digital-to-analog 
converter (DAC), a single zero-crossing comparator and a SAR logic controller. 
One complete conversion is composed of a sample phase and a conversion phase. 
A sampled analog signal is quantized into N digital bits in N clock cycles.  
C0C1C2CN-1
SAR
Logic
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b0b1b2bN-1 D
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CN-2
bN-2
 
Figure 2.6: Schematic of a charge-redistribution-based SAR ADC. 
The circuit operation is illustrated in Figure 2.7 (a)-(d). In 2.7 (a), the SAR 
ADC samples the input. The summing nodes are grounded and the bottom plates 
of all DAC capacitors are connected to the input. At the sampling instant, the 
summing node switch opens, and the charge stored on the DAC capacitors QX  is 
totinX CVQ -= ,                                          (2.1) 
where
1
0
0
N
tot i
i
C C C
-
=
= +å . 
 Figure 2.7 (b) shows the first conversion step. The bottom plate of the 
MSB capacitor CN-1 is connected to +VR, and the bottom plates of all other  
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Figure 2.7: Operations of charge-redistribution-based SAR ADC. 
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capacitors are switched to -VR. Then the summing node charge QX can be 
represented by the summing node voltage VX by Equation (2.2). 
     ( ) ( )
2
1 0
0
N
x X R N X R i
i
Q V V C V V C C
-
-
=
æ ö
= - + + +ç ÷
è ø
å .             (2.2) 
As the summing node is floating after the sampling, charges are conserved on the 
DAC capacitors. Therefore, VX can be solved by equating Equations (2.1) and 
(2.2). 
   1 1N tot NX in R R
tot tot
C C CV V V V
C C
- --= - + - .        (2.3) 
Clearly, the first term represents the contribution of the sampled signal, 
the second term represents the contribution of MSB capacitor CN-1, and the third 
one is the contribution of other capacitors. With binary-weighted capacitors 
( 02 CC
i
i = ), the second and the third terms are completely cancelled which leads 
to a threshold at 0, as indicated in Figure 2.2.  
The comparator then determines the MSB output bN-1 by examining the 
polarity of VX. Figure 2.7 (c) and (d) illustrate the operations in two cases. If VX < 
0, then bN-1 = 1, and CN-1 remains connected to +VR for the following cycles; 
otherwise, bN-1 = 0, and CN-1 will be connected to -VR for the following cycles. In 
the meantime, CN-2 is switched to +VR. Then the comparison and the DAC 
reconfiguration repeat. After N iterations, N bits are resolved. Note that VX 
approaches zero toward the end. This leads to an important advantage of the SAR 
architecture: it is stray-insensitive; i.e. any parasitic capacitance at the summing 
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node would not induce linearity degradation but only gain loss in residue VX. 
Then, the summing node voltage is 
 ( )
1
0
0
2 1
N
i
X in i R R
i tot tot
C CV V b V V
C C
-
=
= - + - -å .                     (2.4) 
Thus, D (=[bN-1, bN-2,…, b0]) best represents Vin. And the residue at VX is the 
quantization error. Typically, the DAC capacitors are binary-weighted, i.e., 
02 CC
i
i = , where C0 is the unit capacitance. This is also known as the radix-2 
conversion scheme. The last dummy capacitor C0 is used to produce the highest 
decision level at VR-LSB. 
 
2.3   Merits of SAR ADCs  
The charge redistribution SAR is renowned for its prominent power 
efficiency. It consumes only dynamic power and no DC power at all, if neither a 
preamplifier nor a static latch is employed in the comparator.  
In addition, SAR ADCs are insensitive to stray capacitances. The parasitic 
capacitor at the bottom plate of each capacitor in the DAC array is driven by a 
low impedance input, -VR, or +VR, and thus it does not affect the conversion 
accuracy as long as it settles. The accumulative parasitic capacitance at the 
summing nodes, contributed by the drain capacitance of the top plate sampling 
switches, the top plate parasitic capacitance of the DAC capacitors, and the gate 
capacitance of the comparator input transistors, does not change the polarity of VX. 
22 
 
Thus, it does not affect the decision of the zero crossing comparator, but just 
reduces the magnitude of the residue signal VX. 
SAR ADCs are compatible with technology scaling. In the scaled process, 
transistors run faster but exhibit low intrinsic gain. Consequently, the quality of 
switching is upgraded but the quality of amplification is degraded. Being 
switching intensive and free of precision amplification, SAR ADCs directly 
benefit from the technology scaling.  
SAR ADCs also offer several architectural advantages which are 
commonly not recognized. First, SAR ADCs can handle a rail-to-rail input signal 
swing, thanks to the absence of precision amplification. This directly relaxes the 
noise specification in high-resolution applications. It is an especially big plus in 
scaled technologies as the signal swing is limited by low power supply. Second, 
the device nonlinearity of the zero crossing comparator is not a concern, because 
the comparator makes decisions based upon the polarity of VX instead of the 
magnitude. Third, all capacitors in the DAC serve as the sampling capacitor in the 
sampling phase; therefore, SAR ADCs tend to be area-efficient.  
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2.4   Static Error Sources 
The conversion accuracy of SAR ADCs is subject to the nonidealities of 
analog components in circuits. The DAC mismatch and offset errors are most 
noteworthy. 
 
2.4.1   DAC Mismatch  
Typically static characteristics of ADCs are modeled by transfer curves, 
which map the analog input to the digital output. 
When the DAC matching is accurate, a SAR ADC performs an ideal 
binary search to convert a sampled analog input into an N-bit binary code. Since 
the decision levels are evenly spaced over full range, the analog inputs are 
mapped to the corresponding digital codes linearly. The resulting transfer curve is 
shown as the dotted line in Figure 2.8 for an exemplary 12-bit SAR ADC. In this 
case, the conversion is free of any differential nonlinearity (DNL) or integral 
nonlinearity (INL).  
When the capacitor mismatch errors are present, the transfer curve is 
distorted, and the decision levels are no longer uniformly distributed. An 
exemplary transfer curve is indicated by the solid line in Figure 2.8. The vertical 
and horizontal misalignments are known as missing codes and missing decision 
levels, respectively.  
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Note that Figure 2.8 takes a SAR ADC with a binary weighted DAC as an 
example. We observe a large vertical jump at the transition from the binary code 
011∙∙∙1 to the binary code 100∙∙∙0, which indicates a large number of consecutive 
missing codes. Large nonlinearity at the middle transition point is typical in a 
binary weighted DAC, because all capacitors in the DAC reconfigure, which 
produces a large accumulative error.  
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Figure 2.8: Transfer curves of a binary-weighted 12-bit SAR ADC with and 
without capacitor mismatch errors. 
A commonly used solution is to use unit-element DACs [30]. As 
illustrated in Figure 2.9 (a) and (b), the unit-element DAC cuts the large 
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capacitors in Figure 2.9 (a) into several independently controlled unit capacitors, 
so the middle transition would involve only one unit capacitor instead of all of 
them. In this way, a much smaller DNL should occur, and meanwhile a 
monotonic transfer curve is guaranteed. However, the complexity increases 
exponentially with respect to N, which results in a dramatic increase in hardware 
overhead and degraded conversion speed. 
row
 decoder
SAR
 logic
SAR
 logic
Figure 2.9: A SAR ADC with a binary weighted DAC (a) and with a unit-
element DAC (b). 
 
2.4.2   Offset  
Since bottom-plate sampling is typically performed, the injected charge Q 
from the top-plate switch is independent of the input signal and only contributes a 
fixed offset. Besides, the comparator offset also induces a conversion offset. The 
schematic of the SAR ADC is redrawn in Figure 2.10 with these offset sources 
included. Equation (2.4) can be rewritten as 
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=
= - + - - - -å .                  (2.5) 
Equation (2.5) reveals that offset should not affect ADC linearity as it is 
independent of signal. Therefore, offset is usually not a big concern in terms of 
linearity. Nevertheless, some applications, e.g., instrumentation and channel 
ADCs in time-interleaved ADC arrays, may require zero offset error. 
 
Figure 2.10: Schematic of a SAR ADC with offset error sources. 
Comparator auto-zeroing, correlated double sampling (CDS), and chopper 
stabilization (CHS) techniques are often used to treat offset errors [31]. However, 
they increase the complexity of analog circuits and, more importantly, degrade the 
conversion speed and power efficiency. 
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2.5   Dynamic Error Sources 
In the above analysis, we assumed that the summing node voltage VX is 
steady in every conversion step. In reality, VX takes time to settle. If the 
comparator makes a decision before VX settles adequately, a conversion error may 
occur. In fact, adequate DAC settling sets the minimal time required for a single 
conversion step, which also sets a limit of the SAR ADC conversion speed. 
One key factor limiting the DAC settling speed is the finite turn-on 
resistance (Ron) of the switches which connect the bottom plates of capacitors to   
±VR [29]. To achieve an N-bit resolution, the settling error of VX must be less than 
half of LSB. Thus, the required settling time for an N-bit SAR ADC is derived by  
( )1ln 2Nt t +³ ,                                          (2.6) 
where τ is the time constant of Ron and Ctot. Small Ron is always desirable for fast 
settling. 
 Another major and practical issue is the switching disturbance on ±VR. 
When the capacitors are switched between +VR and -VR, a current flows in the 
reference path to charge or discharge their bottom plates and creates a large initial 
voltage disturbance on the reference paths due to the charge sharing. Because of 
the parasitic inductance of bond wires which connect references on-chip and off-
chip, the impedance of the reference paths peaks at a certain frequency f0. So 
typically, the disturbance rings at frequency f0 and decays because of the lossy 
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components such as Ron and the parasitic resistance of the bond wires. This 
problem is more severe in the first several MSB conversion steps, in which the 
reconfiguration of large capacitors causes large dynamic currents and large 
voltage disturbance. This behavior is highly process-dependent and package-
dependent, and thus hard to simulate and mitigate. One commonly adopted 
method is to add on-chip buffers to isolate inductive components from the on-chip 
reference path. However, high-speed applications require these buffers to exhibit 
fairly low impedance, which tends to be power hungry. 
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CHAPTER 3 
GENERALIZED CODE-DOMAIN 
LINEAR EQUALIZER AND DIGITAL 
CORRECTABILITY OF DAC 
MISMATCH ERRORS 
This chapter starts with a generalized code-domain linear equalizer of 
SAR ADCs.  Then, the digital correctability of DAC mismatch errors is explored. 
It follows that sub-radix-2 architecture is amendable to the digital correction of 
the DAC mismatch errors. Given a capacitor mismatch, the problem of choosing 
radix and the number of conversion steps in a sub-radix-2 architecture is 
addressed. 
 
3.1 Generalized Code-Domain Linear Equalizer of SAR 
ADCs 
Let us revisit Equation (2.5) in Section 2.3.2. For simplicity, assume VR=1. 
As the summing node voltage VX approaches 0 at the end of the A/D conversion, 
VX can be neglected and therefore Equation (2.5) can be rewritten as Equation 
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(3.1), where ind  (=Q(Vin), an ideally quantized version of Vin) is represented by a 
set of weighted digital codes (D=[bN-1, bN-2, …, b0]). 
                                  ( )å
-
=
+-=
1
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,12
N
i
osoptiiin dwbd ,                             (3.1) 
where dos is the quantized input-referred offset, and the ratio between the ith 
capacitor (Ci) and the total capacitance (Ctot) defines the ith optimal bit weight, 
wi,opt. 
In practice, the bit weight wi,opt is not correctly known due to finite 
fabrication accuracy. However, as long as the conversion is successful, i.e. VX<1 
LSB in the end of conversion, bi’s contain sufficient statistics to reconstruct din 
[20] by obtaining optimal bit weights. Thus, the Equation (3.2) is known as the 
code-domain linear equalizer of SAR ADCs [21]. Once there exists a way to 
know din, e.g., a reference ADC, an adaptive equalization can be applied to 
identify the bit weights [20, 21].  
                                     ( )å
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Applying a linear operation f(·) to both sides of Equation (3.2), a 
generalized code-domain linear equalizer is directly derived in Equation (3.3) 
based on the additivity and homogeneity of the linearity operation: 
( ) )(11)(2)(
1
0
^
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N
i
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-
=
.                 (3.3) 
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Similarly, with a proper knowledge of )( indf , the wi’s can be identified using 
signal processing techniques. Moreover, we can intently select a specific f(·) 
which facilitates the acquisition of )( indf . E.g., the bit-wise-correlation-based 
calibration discussed in Chapter 5 defines { }PNdEdf inin ×=)( , where PN is a 
random binary sequence and is independent of Vin. In this case, )( indf is known 
to be zero. In addition, if f(·) is an incrementally linear operation, )( indf  can still 
be written in a linear form with respect to wi and constructs a generalized code-
domain linear equalizer. E.g., the perturbation-based calibration introduced in 
Chapter 4 uses dainainin VQVQdf DDD 2)()()( ---+= , where aD is an analog 
perturbation signal and dD  is its digitized version. )( indf  is also known to be 0 in 
this example. 
In most ADCs, designers do the best to produce binary scaled bit weights 
precisely. If bit weights are accurately binary weighted, Vin can be very 
conveniently presented by ordering bits from the ADC MSB output to the LSB 
output. Unfortunately, the bit weights W can never be truly binary weighted due 
to practical issues such as finite fabrication precision. The DAC mismatch error is 
a major limiting factor to the SAR A/D conversion linearity. Conventional 
solutions are to minimize the mismatch in various cumbersome ways, such as 
increasing capacitor size, employing unit element DAC, drawing layout in 
common-centroid fashion, and so on. These solutions incur speed, power, and 
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area penalties. Let us take capacitor size for example. Assuming a 12-bit SAR 
ADC implemented in a 0.13-μm process with a 1.2-V supply, the total sampling 
capacitance required in a matching-limited scenario is 46.8 pF, based on the 
matching data of the metal-insulator-metal (MIM) capacitor supplied by foundries. 
In contrast, the calculated total capacitance for the kT/C-limited case is only 3.6 
pF. That means in order to meet the matching accuracy, the DAC occupies 10 
times larger chip area and the ADC has to burn significantly more power, 
compared to their noise limited counterpart. 
The original and generalized code-domain linear equalizers open a 
pathway to remove the matching concern. It follows that the total DAC 
capacitance could be scaled down to the kT/C limit without degrading the A/D 
linearity performance. However, the key is to acquire the correct bit weights, W. 
As long as W is accurately known, din can be correctly represented if the 
conversion is successful. I would like to highlight a few points in the last 
statement: First, W does not have to be binary weighted. Second, din can be 
correctly represented in code domain by D if and only if the conversion is 
successful. A simple criterion to determine the success of a conversion is whether 
the summing node voltage VX in the end of conversion is smaller than one LSB of 
the targeted resolution. If not, it is a failure. Error sources for A/D conversion in 
SAR architecture are discussed in Chapter 2. Dynamic errors usually can be 
removed by slowing down the conversion speed, but DAC mismatch errors (static 
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errors) are fatal. In the following section, an in-depth analysis will be conducted 
to explore the digital correctability of DAC mismatch errors. Third, under the 
condition that the A/D conversion is successful, correct bit weights W can be 
acquired by digital calibration.  
 
3.2 Digital Correctability of DAC Mismatch Errors 
Equation (3.2) reveals that the key to correctly represent Vin is to know the 
correct bit weights. Bit weights in SAR ADCs are determined by capacitor ratios 
in the DAC. In this section, we will study the digital correctability of DAC 
mismatch errors. With correctable DAC mismatch errors, digital calibration can 
be performed to learn the correct bit weights W and remove the conversion errors 
[21]. Please note that in the following discussions, we only consider static errors 
and assume no dynamic errors. 
 
3.2.1 Super- and Sub-Radix-2 
Let us explore the sufficient condition of digital calibration using the 
transfer curve of A/D conversions.  
As Figure 3.1 (a) shows, an ideal binary conversion linearly maps analog 
samples to digital codes. For example, analog input 0 is converted to the digital 
code 00∙∙∙0, and VFS is converted to the digital code 11∙∙∙1. VFS/2 is converted to 
either 10∙∙∙0 or 01∙∙∙1, and those codes are just one LSB apart.  
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Figure 3.1: Transfer curves with radix-2 (a), super-radix-2 (b) and sub-radix-2 (c) 
in MSB. 
  To make the illustration easy, let us assume only the MSB capacitor (CN-1) 
suffers mismatch error, while other capacitors are ideal. This boils down to two 
scenarios. In the first scenario, MSB capacitor CN-1 is greater than the nominal, 
which is referred to as super-radix-2.  In this case, CN-1 is greater than the sum of 
the rest of the capacitors in the DAC, which causes a transfer curve drawn in 
Figure 3.1 (b). In the horizontal misalignment, there are multiple decision levels 
mapped to a single digital code. As the analog information is lost and digital 
correction does not create decision levels [32], fatal (digitally uncorrectable) A/D 
conversion errors occur. In contrast, in a sub-radix-2 case, CN-1 is less than its 
nominal value. As CN-1 is less than the sum of other capacitors in the DAC, it 
results in missing codes instead. As shown in Figure 3.1 (c), one analog input 
could be mapped onto multiple digital codes while some of the digital codes 
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would never show up at the ADC outputs in normal cases. However, the error is 
digitally correctable, because the analog information is preserved. The errors in 
the sub-radix-2 case could be corrected digitally by various methods. For example,  
the digital correction can just subtract the upper half segment by the height of the 
vertical jump (we can further stretch the curve to correct any gain error). Either 
way, we can obtain a linear transfer curve. Note that before calibration the 
decision levels of codes 10…0 and 01…1 are far apart. And the range between 
them forms redundancy, which is covered by both the solid (MSB=1 search range) 
and dashed (MSB=0 search range) segments. Imagine that CN-1 is intentionally 
designed smaller than the nominal value of the radix-2 case; even if it is slightly 
larger after fabrication, it would still be sub-radix-2 weighted and the resulting 
errors would be digitally correctable, as long as the error does not exceed the 
redundant range. 
 
3.2.2 Conditions of Digital Correction 
By extending the above analysis to every capacitor in the DAC array, the 
conditions for missing codes and missing decision levels can be derived as shown 
in the Inequalities (3.4) and (3.5), respectively: 
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where i = 1, 2 … N-1. Please note that satisfying Inequality (3.4) for every i 
means there is no missing decision level, and it is the sufficient and necessary 
condition of the digital correction of DAC mismatch errors.   
It can be easily verified that as long as the capacitors are appropriately 
sized with a radix ( 1-= ii CCa ) less than 2 (sub-radix-2), (3.4) is satisfied and 
(3.5) is prohibited for each possible i. A subsequent digital-domain error 
correction is able to remove all missing-code errors. The left-hand side of 
Inequality (3.4) indicates the redundancy that can be used to tolerate the capacitor 
mismatch error.  
As the bit weight is not binary weighted in a sub-radix-2 conversion 
architecture, the conversion resolution does not equal to the number of conversion 
steps any more. Inequality (3.6) gives the relationship between the number of 
conversion steps N, and the effective number of bits (ENOB).                                
     2 2
0
1log log ( 1)
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.       (3.6) 
As α is less than 2, numerous missing codes occur. Thus, the effective 
conversion resolution is smaller than the number of the conversion steps. That 
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implies more conversion steps are needed in order to achieve the targeted 
resolution in the sub-radix-2 architecture than in the radix-2 case. 
 
3.3 Sub-Radix-2 SAR ADCs 
As it is concluded in Section 3.2, the sub-radix-2 architecture ensures that 
the DAC mismatch errors are correctable. The follow-up questions are how to 
choose an appropriate radix a  to guarantee a sub-radix-2 DAC if there are 
capacitor mismatch errors, and moreover, how to determine the number of 
conversion steps N for a targeted resolution with the radix chosen. This section 
will answer these questions.  
 
3.3.1   Choose Radix  
The capacitor mismatch mainly originates from the gradient and random 
effects in fabrication. In power and area sensitive design, small capacitors are 
favorable, and the random mismatch is dominant. Thus, the following analysis is 
based on random mismatch. 
The size of the ith capacacitor Ci can be written as 
                             ( ) ( ) nomiinomiii CCC ,0, 11 aDD +=+= ,                  (3.7) 
where Δi is the variation and a  is the radix. Assuming the mismatch in capacitors 
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is independent and observes a normal distribution N(0, σ2), where σ is the standard 
deviation of the mismatch error; then the standard deviation of Ci is 
                                        2 0,( )
i
i i nomC C Csa- = .                    (3.8) 
Since Ci, i=0, 1, …, N-1, observe independent normal distributions, the 
left side of Inequality (3.4) also observes a normal distribution with a mean of 
1 1
1
i
ia a
a
-
+ -
-
and a standard deviation of 
2 2
2
1 1
1
ia
s
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+-
+
-
. Letting (3.4) be true 
with a probability of 0.997, and it leads to Inequality (3.9), 
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                 (3.9)
Note that this inequality depends on i. If (3.9) holds for every capacitor, then the 
digitally correctable DAC is ensured. In practice, we can simplify the selection of 
a  by just checking (3.9) for large capacitors, which are major contributors to INL 
and DNL. In this case, 1>>ia ; thus inequality (3.9) can be simplified to 
Inequality (3.10), 
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3.3.2   Determine the Number of Conversion Steps  
Similarly, inequality (3.6) is true with a probability of 0.997 if the 
following inequality is satisfied, 
             
2
2
1 11 2 2.7 1 0.
1 1
N N
ENOBa as
a a
- -
+ - - + ³
- -
          (3.11)    
Given σ, (3.10) determines the maximum radix a that can be used for a 
given capacitor mismatch, and (3.11) determines the minimum number of 
conversion steps N required to achieve a target ENOB with radix a . It agrees 
with the intuition that large capacitor mismatch requires large redundancy to 
tolerate, resulting in small radixes and more conversion steps. Taking a 12-bit 
SAR ADC for example, the relationship between σ, N, and a  is summarized in 
Table 3.1. 
 
Table 3.1: 
   Relationships between σ, N, and a  
σ N a  
20% 18 1.59 
15% 17 1.66 
10% 15 1.75 
5% 14 1.86 
0% 12 2 
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Figure 3.2: A raw transfer curve of a radix-1.86 SAR ADC with 14-conversion 
steps. 
 
Figure 3.2 takes the transfer curve of a radix-1.86 SAR ADC with 14 
conversion steps (targeting 12-bit ENOB) for example. The X-axis is the analog 
input and the Y-axis is the raw digital codes from the ADC output, which are 
denoted by D. Even if the example assumes 5% capacitor mismatch (σ=5%), the 
transfer curve only exhibits missing codes. The digital calibration can treat the 
missing codes problem by learning the optimal bit weights, and restore a linear 
transfer curve, as is shown in Figure 3.3. Note that calibrated digital codes are 
denoted by d. 
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Figure 3.3: The calibrated transfer curve of a radix-1.86 SAR ADC with 14-
conversion steps. 
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CHAPTER 4 
A SAR ADC WITH PERTURBATION-
BASED DIGITAL CALIBRATION 
This chapter introduces a perturbation-based digital background 
calibration technique to acquire all bit weights of a SAR ADC simultaneously in 
background [24]. A 12-bit 22.5/45-MS/s prototype SAR ADC is implemented in 
0.13-μm CMOS to experimentally verify this calibration technique.  
As the perturbation-based digital calibration solves the capacitor mismatch 
problem, the weighted DAC in the SAR ADC is able to be scaled to the kT/C 
limit without linearity degradation. This leads to significant reduction in both 
power consumption and chip area. Meanwhile, the dynamic threshold comparison 
(DTC) scheme explores the architectural redundancy enabled by sub-radix-2 to 
tolerate various dynamic errors, such as reference bouncing and DAC incomplete 
settling errors. Therefore, the prototype ADC can reliably perform high-resolution 
and high-speed conversion. This prototype chip occupies only 0.06-mm2 silicon 
area. Based on the logic synthesis, the estimated power and area of calibration 
circuits is 0.23 mW and 0.03 mm2 respectively. With 3.0-mW power dissipation 
(including calibration circuits)at a 1.2-V power supply and a 22.5-MS/s sample 
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rate, it achieves a 71.1-dB SNDR, and a 94.6-dB SFDR. At Nyquist frequency, 
the conversion FoM is 51.3 fJ/conversion step. 
 
4.1 Perturbation-Based Calibration Algorithm 
In this section, a perturbation-based digital background calibration 
algorithm will be introduced in the aspect of the superposition property of a linear 
system.  
 
4.1.1 Superposition Principle 
The superposition principle of a linear system explains the soul of the 
proposed perturbation-based digital calibration. In Figure 4.1, the mapping from 
analog samples to output digital codes of a SAR ADC is represented by a system 
Q(X). The ADC takes the sum of Vin and Δa (the perturbation signal) as its input; 
Vin and Δa respectively map to the output Q(Vin) and Q(Δa). Assuming ideal 
quantization, the Q(X) is a linear operation. Thus, the superposition principle 
holds, which implies  
                                           Q(Vin±Δa) =Q(Vin) ±Q(Δa).                                      (4.1) 
Note that all the three terms are digitized value. Denote Q(Δa) as Δd. Then the 
Equation (4.1) is rewritten as  
                                              Q(Vin) =Q(Vin±Δa) m Δd.                                                          (4.2) 
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Vin Δa Q(V in      Δa)
 
Figure 4.1: The superposition property of a linear system. 
Equation (4.2) implies that the perturbation signal added at the input can 
be accurately subtracted in digital domain in a linear A/D conversion. Equation 
(4.2) can also be intuitively explained by the perturbation of transfer curves 
shown in Figure 4.2(a); adding +Δa and -Δa horizontally shifts the original transfer 
curve to the dashed and dash-dotted curves respectively, while subtracting the 
 
Figure 4.2: The perturbation of a linear SAR ADC (with optimal bit weights).  
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output codes by +Δd and -Δd in Figure 4.2(b) vertically shifts the transfer curve 
accordingly. The two perturbed transfer curves line up with the original one, 
assuming Δa=Δd. The zero difference between the two perturbed curves implies 
that a transfer curve is linear and all bit weights are optimal. In reality, Δd is 
adapted and therefore the injected Δa can be precisely removed in digital domain.  
However, the superposition property does not hold for a nonlinear case. 
Considering the MSB bit weight error as an example and assuming the other bit 
weights are optimal, the transfer curve distorts at the transition from the digital 
code 011∙∙∙1 to the digital code 100∙∙∙0. Figure 4.3(a) and (b) show the same 
horizontal and vertical perturbations respectively as Figure 4.2(a) and (b). In this 
 
Figure 4.3: The perturbation of a nonlinear ADC (with error in the MSB bit 
weight only). 
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case, the two perturbed transfer curves in Figure 4.3(b) do not align with the 
original one. Instead, they form a window with a horizontal size of 2Δa. The SAR 
ADC can digitize each analog input twice using both of the dashed and dash-
dotted curves in Figure 4.3(a) and (b) respectively. For an analog sample falling 
in the window, the two independent conversions resolve two different digital 
codes. The difference between them offers an opportunity to observe the bit 
weight error. The goal is to drive the error to zero by adjusting the bit weights. 
With the optimal bit weights learned, the error (window) diminishes and the 
transfer curve is linearized. Then the superposition property of the linear transfer 
curve holds again. A large Δa results in a wide window, which provides a better 
chance to observe the error. 
In general, every bit weight derails from its nominal bit weight. Then, the 
errors in bit weights distort the transfer curve at various locations, but the 
perturbation detects all of them in the same mechanism as the MSB example 
discussed above. The next subsection describes the complete perturbation-based 
calibration algorithm.  
 
4.1.2 Calibration Algorithm 
Figure 4.4 explains the perturbation-based digital calibration for a SAR 
ADC with N conversion steps. The operations are as follows:  
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A single SAR quantizer digitizes each analog sample twice. But the two 
quantizations are perturbed by analog offsets of +Δa and –Δa respectively, and 
they output two N-bit raw codes, D+ and D–, accordingly. With the same bit 
weights, W={wi}, i=0, ∙∙∙, N-1, the calibration engine first calculates d+ and d– by 
( ) os
N
i
ii dwbd +-= å
-
=
++
1
0
, 12 ,       (4.3) 
( ) os
N
i
ii dwbd +-= å
-
=
+-
1
0
, 12 .       (4.4) 
 
Figure 4.4: The block diagram of the proposed perturbation-based background 
digital calibration. 
Equation (4.3) and (4.4) calculate the weighted sums of all bits of D+ and D–. 
They actually implement the Equation (3.2). With 2Δd digitally subtracted, the 
error between the two conversions is obtained by Equation (4.5),  
           ddderror D2
^
--= -+  ,        (4.5) 
where d+ and d- are quantized versions of ainV D+  and ainV D- . Since dos is 
canceled in Equation (4.5), this calibration method can not correct offset problem. 
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Similarly the desired value of 
^
error  is 
 dainain VQVQerror DDD 2)()( ---+= ,      (4.6) 
where Q(·) is ideal quantization. Assuming optimal bit weights are learnt, 
Equation (4.1) holds. Plugging Equation (4.1) and da DD = into Equation (4.6), the 
error is zero. In fact, this is guaranteed by the superposition property of the linear 
transfer curve shown in Figure 4.2. Otherwise, the non-zero error indicates the 
nonlinearity in the transfer curve, as depicted in Figure 4.3. Plugging Equations 
(4.3) and (4.4) into Equation (4.5) gives, 
    ( )[ ]å
-
=
-+ --=
1
0
,,
^
22
N
i
diii wbberror D .       (4.7) 
Equation (4.7) is in the form of a generalized code-domain linear equalizer. Then, 
an LMS algorithm is applied to drive that 
^
error  to 0 by adjusting the N individual 
bit weights and the Δd simultaneously using Equation (4.8) and Equation (4.9): 
                  [ ] [ ] [ ] [ ] [ ]( ) , N, , , i=n- bn bnerror- μn = Wn+W -,i+,iwii ×××101 ,            (4.8) 
                               [ ] [ ] [ ]nerror + μn = Δn+Δ dd Δ1 ,                                    (4.9) 
where μw and μΔ are the step sizes of the update equations. Eventually, the 
calibration engine forces the error to zero in a least-mean-square sense. In steady 
state, the mean of d+ and d– (±Δd cancelled in averaging) yields the correct digital 
output of Vin. A side benefit of the double conversion is to reduce both the 
quantization noise and the comparator noise by 3 dB.  
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Figure 4.5 describes the timing diagram. One complete analog-to-digital 
conversion consists of one sample phase and two conversion phases. After the 
optimal bit weights are learned, with the bit weights frozen, the sampling rate can 
be doubled by enabling the reserved sampling interval between the phases 2 and 3. 
To achieve 22.5/45 MS/s in double conversion and single conversion mode, a 
900-MHz clock is required to drive the SAR logic and the comparator. 
The proposed calibration only requires an analog offset injection. The 
hardware overhead is negligible compared to a highly linear reference ADC 
required by the equalization-based digital calibration [15-20], which will be 
reviewed in Chapter 6. Although analog offset injection reduces the dynamic 
range of the ADC, it is typically tiny compared to the full-scale range. Unlike the 
splitting-based calibration where the generation of multiple decision paths and 
double routing are involved [22], this calibration keeps the original analog and 
digital circuits untouched except for adding a pair of injection capacitors. So it 
 
Figure 4.5: The timing diagram of the proposed perturbation-based background 
digital calibration. 
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requires significantly lower circuitry complexity and less design effort than the 
splitting-based calibration. The deterministic character and the zero-error-forcing 
nature of this calibration result in a much shorter convergence time than the 
correlation-based ones [27-28]. The calibration reduces the conversion speed by 
half, if it runs in background. However, it can also execute in foreground, so that 
full speed can be restored after the optimal bit weights are learned. Since the bit 
weights are mainly determined by the capacitor ratios in the DAC that are almost 
independent from PVT variations, the foreground mode can be quite viable in 
practice. 
I would also like to point out that this perturbation-based algorithm can be 
generalized to calibrate linear or even nonlinear errors in other types of ADCs, 
such as pipeline ADCs and algorithm ADCs, though here we take a SAR ADC for 
example. 
 
4.2 Prototype 12-Bit SAR ADC   
A prototype 12-bit SAR ADC is implemented to verify the calibration 
algorithm.  
 
4.2.1 Architecture 
The single-ended schematic of the prototype 12-bit SAR ADC is shown in 
Figure 4.6, though the real chip is differential. It mainly consists of a main sub-
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radix-2 DAC, a zero crossing comparator with DTC, logic gates for self-timed 
conversion steps, and an SAR controller. This SAR ADC has 14 conversion steps  
 
 
Figure 4.6: The schematic of the implemented 12-bit SAR ADC. 
for a 12-bit resolution. Thus, the main DAC employs 14 metal-oxide-metal 
(MOM) capacitors scaled by a radix of 1.86. As the mismatch errors will be 
treated by calibration in the code domain, the total sampling capacitance is scaled 
to the kT/C limit. By sharing +VR and -VR with analog power and ground, and by 
bootstrapping all sampling switches, the SAR ADC is capable of a rail-to-rail 
signal swing to relax the noise requirement. Therefore, the total sampling 
capacitance in this design is only 3.6 pF and C0 is about 0.5 fF. Thanks to the 
insensitivity to stray capacitors of this architecture, the tiny 0.5 fF is practical to 
use. A dedicated capacitor, Ct, injects the perturbation signal by connecting to 
either +VR or -VR in the conversion phases while tying to ground in the sampling 
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phase. In this design, the size of Ct is controlled by 2-bit digital codes; thus the 
possible magnitudes of the perturbation signal are 12.5, 25, and 37.5 LSB. 
 
4.2.2 Dynamic Threshold Comparison 
Figure 4.7 takes the MSB decision as an example to explain the dynamic 
threshold comparison in a sub-radix-2 SAR ADC. In a conventional SAR 
operation, either the left decision level corresponding to D1 (digital code 100∙∙∙0) 
or the right one corresponding to D2 (digital code 011∙∙∙1) is used as the threshold 
to decide the MSB. If MSB is 0, segments  and  are the subsequent search 
range. Otherwise,  and  are the search range. Using the left decision level in 
the design, codes in segments , ,  appear at the ADC output, and codes in 
segment  are missing (redundant).  
 
Figure 4.7: The dynamic threshold comparison scheme. 
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As mentioned in Chapter 3, the architectural redundancy facilitates digital 
calibration in the presence of capacitor mismatch. Here it is further exploited to 
tolerate various dynamic errors including reference bouncing, DAC settling error, 
and noise. Taking V1 in Figure 4.7, for example, the comparator is supposed to 
resolve ‘1’. However, ‘0’ is resolved instead due to dynamic errors. The 
conversion is still successful because the subsequent search range consisting of  
and  covers V1. Nevertheless, this cannot work for the inputs lower than the 
threshold. Let us take V2 for example. If the comparator resolves ‘1’ by mistake, 
the search range is  and . This results in a large uncorrectable error since V2 
lies outside of segments  and . In this case, the best the ADC can do is to 
convert V2 to D1, and the large distance between V2 and the decision level of D1 is 
a conversion error. Thus, placing the nominal threshold at the edge of the 
redundancy is not a wise choice. Instead, a threshold at the middle of the 
redundancy provides symmetrical and optimal coverage on both sides. In this 
design, a properly sized dedicated capacitor C13,d, shown in Figure 4.6, generates 
a dynamic threshold for the MSB decision. Its bottom plate ties to +VR when the 
MSB decision is in progress, and it switches to the AC ground after MSB is 
resolved. In this design, the DTC is only applied to the first eight MSBs since the 
switching disturbance on the reference lines and the DAC signal swing 
progressively decreases toward the LSBs. Also, the DTC capacitor would be too 
small to implement for LSB conversions. The DTC in the first eight MSBs can 
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theoretically tolerate dynamic errors of 154, 83, ∙∙∙, 2 LSBs for the MSB, MSB-1, 
∙∙∙, MSB-7 conversion steps, respectively. 
References [17] and [33] used a similar idea to relax the settling 
requirement of a capacitive DAC and a resistive DAC respectively, but they 
reused the elements in the main DAC instead of a dedicated DAC to implement 
the DTC function.  
 
4.2.3 Comparator 
The comparator schematic in the prototype design is shown in Figure 4.8. 
The two-stage preamplifier provides around 30-dB gain to attenuate the dynamic 
latch noise as well as the latch offset. The first stage uses a Song’s preamplifier 
with an active reset switch and the second stage is a resistively loaded pseudo-
differential amplifier. The total preamplifier DC gain can be calculated by 
Equation (4.10), 
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The NMOS transistors M3 and M4 in the first stage serve not only as part 
of the loading network but also as part of the current mirrors for the second stage. 
In the second stage, the omitted tail current source allows more headroom for the 
pull-up resistor to produce larger gain. The input pair transistors are PMOS in 
order to minimize the flicker noise. The comparator is in idle when the ADC is 
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sampling. To save power, the SW is pulled high to shut down three quarters of the 
current in the preamplifier. A quarter of the current remains to keep the transistors 
on for a quick recovery to the full current mode. 
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Figure 4.8: The schematic of the comparator. 
The dynamic latch adopts the structure published in [34] for its fast 
regeneration capability. 
4.2.4 Self-Timed Conversion Step 
The minimal time for one conversion step is determined by the 
accumulated delay of the SAR logic propagation, the DAC and preamplifier 
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settling, and the latch regeneration. The SAR logic propagation delay is more or 
less fixed in a given technology, as its architecture is mature and has been 
optimized to speed up the whole conversion. Latch regeneration time is dependent 
on its input voltage. The higher the seed voltage, the faster the latch regenerates. 
In high-resolution SAR ADCs, DAC and preamplifier settling is usually the 
speed bottleneck. The self-timing technique starts the next conversion step 
immediately after the regeneration finishes, so it allocates more time to the DAC 
and preamplifier settling if the latch regeneration is quick [30].  
In this design, even though the settling of the first eight MSB conversion 
steps is significantly relaxed by DTC, the following six conventional steps make 
self-timing worthwhile. Especially, critical decisions tend to occur at the LSB 
comparisons [35]. The schematic and timing diagram for the self-timed 
conversion step are given in Figure 4.9(a) and (b). When the clock is low, CMPn 
and CMPp are reset. At the rising edge, the comparator starts to regenerate. The 
NOR gate detects a valid decision when one of the outputs is pulled high. Once 
the NOR gate gives a ready signal, the SAR logic takes the decision and starts the 
next conversion step. The dynamic NOR gate in Figure 4.9(a) avoids PMOS input 
to lower the comparator loading and to reduce the propagation delay. When 
metastability occurs, the system clock (an off-chip 900-MHz clock) forces a ‘0’ as 
the decision and continues the conversion. 
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Figure 4.9: The schematic (a) and the timing (b) of the self-timed conversion step. 
4.2.5 Digital Calibration Circuit 
In the block diagram of the calibration engine shown in Figure 4.4, the 
inner product blocks operate at the rate of the conversion steps, the two adders 
operate at the sample rate, and the LMS block can run at even lower speed 
depending on the frequency of bit weight update. Thus, the power consumption of 
the inner product blocks dominates the power of the calibration circuits and needs 
careful evaluation. Since a SAR ADC has a natural serial output, a folding 
structure is adopted to implement the digital filter, with its block diagram shown 
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in Figure 4.10. The adder and the register operating at 14∙fs accumulate either +Wi 
or -Wi depending on the polarity of bi (i=13, ∙∙∙, 1, 0). 
In this design, the calibration engine is implemented in software for testing 
flexibility of the prototype chip. Because the perturbation-based digital calibration 
involves no feedback to the analog domain, the purpose of demonstrating the 
calibration technique is not affected. 
 
Figure 4.10: Block diagram of the inner product block. 
4.3 Experimental Results 
The prototype 12-bit SAR ADC was fabricated in a 0.13-μm, 8M-1P 
CMOS process. All capacitors were custom layouts in MOM structures, with no 
special attention paid to matching. A die photo is shown in Figure 4.11. The 
active area is 0.37´0.16 mm2. The perturbation-based digital calibration engine is 
synthesized by Design Compiler (DC). The estimated area is 0.03 mm2. 
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Figure 4.11: Die photo. 
4.3.1 Measurement Setup 
The chip testing setup is drawn in Figure 4.12. Chip-on-board is used in 
the measurement. The bondwire inductance is thus reduced by the custom design 
of the chip footprint. In addition, double bonding is used to further lower 
bondwire inductance for critical analog signals.  
A four-layer printed circuit board is designed for testing using Allegro. 
The first layer, where all critical paths including analog and high speed digital 
signals are routed, is manufactured using RO4003C instead of FR-4 to lower 
microstrip insertion loss for wideband signals. The board has four power domains 
similar to the powers on chip for noise isolation. Each domain has a carefully 
designed de-Q network to provide a stable power supply. The power/ground 
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distribution with de-Q network and the routing of critical signal paths are verified 
by signal integrity and power integrity simulations using Allegro. 
Tunable filter
(K&L Microwave)
Signal Generator
(HP 8644A)
Balun
(Picosecond 5320B)
Chip under test
Pulse generator
(Agilent 81134A)
Logic analyzer
(Agilent 16760A)
 
Figure 4.12: Testing setup. 
The sine wave from the signal generator is first purified by a tunable 
bandpass filter, which suppresses the third order harmonic to facilitate the 12-bit 
ADC testing. The balun further produces differential signals for the ADC. To 
satisfy the low jitter requirement of the sampling clock, 81134A pattern generator 
is selected, which produces sampling pulses with a 1.5-ps rms jitter. Finally, the 
ADC output codes are collected by the logic analyzer. They are further calibrated 
and evaluated in Software. 
 
 
61 
 
4.3.2 Measured Results 
All the following measurements were conducted in room temperature. The 
dynamic performance of the prototype SAR ADC was characterized. Driven by a 
98% VFS, 1.1-MHz sine wave at its input, the output power spectral densities 
(PSDs) of the  SAR ADC before and after calibration are shown in Figure 4.13. 
Before calibration, considering the non-binary capacitance scaling and the large 
capacitance spread, it is not surprising that capacitor mismatch causes large 
harmonic distortions. After the optimal bit weights learned by the perturbation-
based digital calibration, the SNDR, SFDR, THD are improved from 60.2, 66.4,   
-61.7 dB to 70.7, 94.6, -89.1 dB, respectively. This corresponds to a linearity of 
better than 14 bits.  
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Figure 4.13: The measured output spectra of the SAR ADC before (up) and after 
(bottom) calibration. 
 
As discussed in Section 4.1.1 discussed, the perturbation signal magnitude 
trades a small amount of the dynamic range for the convergence speed of the 
calibration algorithm. Figure 4.14(a), (b) and (c) present the learning curves with 
the perturbation signal magnitude of 12.5 LSBs, 25 LSBs and 37.5 LSBs 
respectively. The convergence time is reversely proportional to the magnitude. 
With a magnitude of 25 LSBs, it takes around 22,000 samples to achieve steady 
state. At 22.5 MS/s, the convergence time is less than 1 ms. 
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Figure 4.14: Learning curves of the calibration engine with different perturbation 
magnitudes. 
Figure 4.15 presents the dynamic performance versus the input frequency 
measured with a 2.4-Vpp input. In the left figure, the SAR ADC was measured at 
22.5 MS/s with the perturbation-based digital calibration enabled. Dashed and 
solid curves represent the measured SNDR and SFDR before and after calibration 
respectively. At low frequencies, the calibration provides around 10-dB SNDR 
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Figure 4.15: Measured dynamic performance of the SAR ADC clocked at 22.5 
MS/s (left) and at 45 MS/s (right) with 2.4 Vpp. 
improvement and almost 30-dB SFDR improvement. At 2.0281 MHz, the ADC 
achieves the peak SNDR of 71.1 dB. The SFDR roll-off beyond the Nyquist 
frequency (10 MHz) is due to the limited bandwidth of the sample-and-hold 
circuit. In the right figure, the SAR ADC was measured at 45 MS/s with frozen 
bit weights. The dotted and solid curves are the measured SNDR and SFDR using 
the nominal and the learned optimal bit weights respectively. At 7.6681 MHz, the 
peak SNDR is 68.4 dB. Comparing the solid SNDR curves in the two figures, the 
left one is about 2.5 dB better than the right one because of the averaging effect of 
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the double conversion. This also implies that a quarter of noise power is 
contributed by the sampling noise, while the rest is attributed to comparator noise 
and quantization noise.  
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Figure 4.16: Measured dynamic performance of the SAR ADC clocked at 22.5 
MS/s (left) and at 45 MS/s (right) with 2.8 Vpp. 
Similar to Figure 4.15, Figure 4.16 presents the dynamic performance 
versus input frequency measured with a 2.8-Vpp input, where the reference 
voltage and analog power is set to 1.4 V. The peak SNDR and SFDR in 
calibration mode are up to 73.3 dB (11.9-bit ENOB) and 96.2 dB respectively. 
The roll-off is almost twice that of the 2.4-Vpp case due to the limited sampling 
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bandwidth and tightened jitter requirement. Note that Figure 4.14 and Figure 4.15 
were measured with DTC enabled. 
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Figure 4.17. SNDR and SFDR vs. sample rate with (solid) and without (dashed) 
the DTC. 
 
Figure 4.17 demonstrates the effectiveness of the DTC. The solid and 
dashed curves represent measured SNDR and SFDR with and without DTC 
versus the sampling rates respectively. At high sampling rates, the reference 
bouncing and the DAC output may not have enough time to settle, and they can 
result in large dynamic errors during the conversion. Thus, without DTC, the 
SFDR drops significantly when sampling frequencies are beyond 19 MS/s. With 
DTC enabled, the SFDR stays above 80 dB up to 24 MS/s. 
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Table 4.1 summarizes the measurement results of the prototype chip. With 
1.2-V analog and digital power, the total power dissipation was 3.0 mW, 
including a 0.33-mW DAC dynamic power, a 1.25-mW static analog power, a 
1.21-mW digital power and a synthesized 0.23-mW calibration logic power. 
Figure 4.18 compares the figures of merit (FoM) and the active area of this 
work with those of the 12-bit ADCs published in the last 10 years. This design 
eliminates the DAC matching concern by utilizing the perturbation-based digital 
calibration and exploits the rail-to-rail input signal swing enabled by the SAR 
architecture, so the DAC size (input sampling capacitance) is minimized. Thus, 
this work achieves the best FoM and minimal chip area at 12-bit level, to the best 
of our knowledge. 
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                       Table 4.1: 
                 Summary of measured chip performance 
Technology 0.13-μm CMOS 
Resolution 12 bits 
Power Supply VDDA=1.2 V VDDD=1.2 V 
VDDA=1.4 V 
VDDD=1.2 V 
Signal Swing 2.4 Vpp (differential) 2.8 Vpp (differential) 
Sampling Rate 22.5 MS/s 45 MS/s 22.5 MS/s 45 MS/s 
SNDR(peak) 71.12 dB 68.36 dB 73.3 dB 70.6 dB 
SFDR(peak) 94.63 dB 91.79 dB 96.2 dB 90.1 dB 
SNDR(Nyquist) 70.11 dB 67.09 dB 72.0 dB 67.4 dB 
SFDR(Nyquist) 90.31 dB 84.71 dB 96.2 dB 81.4 dB 
Analog Power 1.58 mW 1.61 mW 2.13 mW 2.17 mW 
Digital Power 1.21 mW 1.21 mW 1.21 mW 1.21 mW 
Cal. Circuit Power (Synthesized) 0.23 mW 0.23 mW 0.23 mW 0.23 mW 
DC 45.7 31.7 42.0 29.0 FoM 
(fJ/Conv.) Nyquist 51.3 36.7 48.8 41.9 
Core Area  0.06 mm2 
Cal. Circuit Area (Synthesized) 0.03 mm2  
 
69 
 
2000 2005 2010
10
-2
10
-1
10
0
10
1
10
2
Year
A
ct
iv
e 
ar
ea
 (m
m
2 )
 
 
2000 2005 2010
10
-2
10
-1
10
0
10
1
Year
Fo
M
 (p
J/
co
nv
. s
te
p)
 
Figure 4.18: Comparison of FoM (left) and active area (right) of this work with 
those of other published 12-bit ADCs from 2000 to 2010. 
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CHAPTER 5 
BIT-WISE-CORRELATION-BASED 
DIGITAL CALIBRATION   
The perturbation-based digital calibration effectively treats the capacitor 
mismatch error, but the required double conversion in the background mode 
halves the sampling rate. This chapter introduces a bit-wise-correlation-based 
(BWC) digital calibration scheme, which incurs no conversion-speed compromise 
and adds negligible analog circuit overhead. This algorithm is experimentally 
verified on a 12-bit 37-MS/s SAR ADC fabricated in 65nm CMOS process. The 
measurement results will be presented at the end of this chapter. 
 
5.1 Bit-Wise-Correlation-Based Calibration Algorithm 
The key idea of BWC-based digital calibration is to acquire the optimal bit 
weights by exploiting the independence of the pseudo-random binary sequence 
(PRBS) from the analog input (Vin). A PRBS is injected to Vin, and gets quantized 
together with Vin. As analyzed in Chapter 3, the ADC output should be a linear 
combination of digitized Vin and the digitized PRBS, if the A/D conversion is 
linear. In that case, the remainder of the ADC output subtracted by the PRBS 
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(known) is the digitized Vin, which should be uncorrelated with the PRBS. In 
contrast, if A/D conversion is nonlinear, the difference between ADC output and 
the PRBS is not the pure Vin, and it correlates with the PRBS. Thus, an LMS 
engine is employed to learn the correct bit weights by driving that correlation to 
zero.  
S
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R
Q
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Figure 5.1: Block diagram of the BWC-based calibration algorithm. 
The block diagram of the calibration scheme is given in Figure 5.1. The 
SAR quantizer converts Vin+ PN·Δa into the raw digits D, where PN denotes the 
PRBS (+1 or -1), and Δa is the magnitude of the PN signal. Please note that D is 
sub-radix-2 weighted, as we are dealing with a sub-radix-2 SAR ADC. The inner 
product block converts D into its binary format d (the calibrated codes). With 
optimal bit weights (W= [w13,···,w0]), conversion errors caused by capacitor 
mismatch are also corrected in this operation. In that a non-binary code set is not 
closed under addition, PN·Δd (the digital version of Δa) must be subtracted from d 
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in binary domain to obtain
^
ind , a binary version of quantized Vin. Assuming Δd 
equals Δa, the PN and 
^
ind nominally has a zero correlation because of the 
independence of PN and Vin.  
On the other hand, any PN residue in 
^
ind  produces a non-zero correlation 
between PN and 
^
ind , which implies errors in W. The digital requantizer that 
mimics the quantization of the SAR ADC decomposes 
^
ind  back into non-binary 
format, ]),,([
^
0,
^
13,
^
ininin bbD ××× by W. Thus, the correlation between 
^
ind  and PN can 
be written as 
å
-
= þ
ý
ü
î
í
ì
÷
ø
ö
ç
è
æ ××=×
`1
0
^
.
^
2}{
N
i
iiinin wbPNEdPNE .       (5.1) 
}{
^
indPNE ×  can be considered as the f(
^
ind ) in Equation (3.3). Because dos, 
a constant, has no contribution to }{
^
indPNE × , this method cannot correct the 
input-referred offset. The desired value of }{
^
indPNE ×  is zero. Furthermore, the 
desired value of }{
^
,iinbPNE × is also zero for each i, because 
^
,iinb , as an element of 
the decomposition of 
^
ind with respect to W, is also independent of PN. Then the 
LMS algorithm employs the bit-wise correlations between ],,[
^
0,
^
13, inin bb ××× and PN 
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to provide straightforward estimate of elements in W respectively. The update 
equation is also shown in Equation (5.2).  
        0,,1,][]1[
^
, ×××-=þ
ý
ü
î
í
ì ×-=+ NibPNEnwnw iinii m .      (5.2) 
By forcing }{
^
,iinbPNE ×  to zero for each i, the }{
^
indPNE ×  also approaches its 
desired value. 
In practice, }{
^
,iinbPNE × is approximated by accumulating a block of the 
multiplication. Since the 
^
,iinb and PN are both one-bit signals, the iterations can be 
efficiently executed in digital domain. The mismatch between Δa and Δd is 
interpreted as a gain error, which has no effect on the conversion linearity.  
 
5.2 A Transfer-Curve Explanation 
The mechanism of BWC-based algorithm can also be intuitively explained 
with transfer curves. Figure 5.2 uses an example where the MSB bit weight is 
greater than its optimal value while others are optimal. 
The derailed MSB bit weight contributes to the distortion on the original 
(solid) transfer curve shown as the solid curve in Figure 5.2(a). With PN of +1 
and -1 injected, the transfer curve of d is horizontally shifted left and right by Δa, 
which are respectively shown as the dash-dotted and the dotted lines in Figure 
5.2(a). Subtracting the PN signal by Δd (assuming Δa=Δd) from d results in the 
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transfer curves of 
^
ind  in Figure 5.2(b), which are vertically shifted up and down 
from their position in Figure 5.2(a). The vertical jumps of the two curves divide 
the full range into A, B, C, and D sub-ranges. In Figure 5.2(c), the requantizer 
quantizes 
^
ind  with respect to W. Without PN involved, the requantization refers to 
the solid transfer curve. To match the conversion procedure of the SAR ADC, it  
1
-1
B
>0Average
-111PN=-1
11-1PN=1
DCADin,15*PN
 
Figure 5.2: Calibration example with w13 > w13,MSB. (a) The transfer curve of d, 
(b) the transfer curve of din, (c) the requantization of MSB, (d) the correlation of 
^
, MSBinb and PN. 
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decides 
^
, MSBinb by comparing din with the decision level corresponding to the code 
[+1,-1,-1,···,-1]. The bipolar PN and four sub-ranges create eight possibilities of 
the product of PN and 
^
, MSBinb , which are summarized in Figure 5.2(d). PN has 
equal probability of -1 and +1, therefore the correlation between PN and 
^
, MSBinb  
has a positive value in this example. According to the update equation in Equation 
(5.2), the wMSB will be reduced in the next iteration. 
 
5.3 Calibration Implementation  
A 12-bit SAR ADC is used as a vehicle to verify the calibration. The SAR 
ADC core was designed by Pingli Huang. In fact, the ADC was originally 
designed for 14 bits. Due to fabrication problems, one metal layer was copied 
twice to grow two extra layers above it. This accident caused capacitors in the 
DAC to deviate greatly from the designed value and the last 2 bits of the ADC 
outputs were completely useless. As a compromise, the raw digital output codes 
of the ADC were truncated to 14 bits to make it a literal 12-bit ADC. 
Undoubtedly, the performance and power efficiency of the ADC were greatly 
undermined, but the effectiveness of the calibration was still demonstrated. Figure 
5.3 depicts the schematic of the prototype chip. Similar to the ADC discussed in 
Chapter 4, a radix-1.86 conversion algorithm with 14 conversion steps is applied 
to achieve a 12-bit resolution. In code domain, the raw codes D represent the 
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sampled analog signal in a format of FIR filter shown in Equation (3.2). The DTC 
is also applied to tolerate the dynamic errors. The DTC reuses the elements of the 
main DAC [17, 33].  
C1C12C13
SAR Logic
+VR
b0b12b13
CMPp
-VR
X
C0
Vin
C0
Ready
CMPn
CLKCLK
ACLK
Sub-radix-2 DAC
b1
PN·VR
Ct
 
Figure 5.3: Schematic of the prototype SAR ADC. 
The PN (±1) is injected through Ct by letting its top plate connect to either 
VR or -VR (upon the value of PN) during the sampling phase and connect to the 
common mode during the conversion phase. Thus, the magnitude of the PN signal 
Δa is equal to ])([ 0
13
0
CCCV
k
ktR +å
=
.  
As shown in Figure 5.1, the calibration engine mainly contains three 
blocks: an FIR filter block (implementation of the inner product), a digital 
requantizer and an LMS-based weight update block. The weight update block 
adjusts the bit weights once for each block of data, while the FIR filter and the 
requantizer operate for each sample. These two components run at the highest 
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Figure 5.4: Flow graphs of the FIR filter (left) and the requantizer (right). 
operation speed and dissipate the most power, so they are most noteworthy. They 
are illustrated as reciprocal operations in Figure 5.4. In 14 iterations, the FIR filter 
builds d from zero by consecutively aggregating weighted bits, while the 
requantizer decomposes 
^
ind  into digits by checking the polarity of the 
successively adjusted residue. In the ith iteration, the FIR filter accumulates either 
+wi or -wi depending on the bi, while the requantizer forces the residue toward 
zero by wi. DTC mimic is indispensable in the requantizer to fully match the 
behavior of the SAR ADC. Considering their repetitive nature, an area-efficient 
folding algorithm transformation applies to them naturally. 
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5.4 Experimental Results 
The prototype SAR ADC was fabricated in 65 nm CMOS technology. The 
die photo is shown in Figure 5.5. The core area is 0.05 mm2 (340 μm´150 μm). 
All experimental results presented in this section were measured under room 
temperature with 1.2-V power supply. The testing setup is similar to Figure 4.12. 
 
Figure 5.5: Die photo. 
The chip was first tested with the calibration engine implemented in an 
FPGA (STRATIX III, EP3SL340F1517I3), so a real-time calibration was 
performed. The SAR ADC and the FPGA use the same clock provided by 
81134A. The highest operation speed of the FPGA-based calibration engine is 
around 300 MHz. Considering the SAR ADC has a serial output of the raw digital 
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codes, the maximum sampling speed of the SAR ADC with real-time calibration 
is 13 MS/s. The connection of the ADC testing board and the FPGA is shown in 
Figure 5.6. 
 
Figure 5.6: The connection of the ADC testing board and the FPGA. 
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Figure 5.7: Measured ADC output spectrum without (up) and with (bottom) real-
time calibration. 
Figure 5.7 shows the ADC output spectra without and with real-time 
calibration for a full-scale 1.01-MHz sine-wave input. They were calculated based 
on a 4096-point FFT. The SNDR, SFDR are improved from 51.99 dB, 59.12 dB 
to 67.81 dB, 75.87 dB, respectively. It is suspected that the HD2 is caused by the 
summing node leakage due to slow sampling rate and the P/N mismatch due to 
the finite fabrication accuracy. The dependence on input statistics of the learning 
behavior was also explored through the real-time calibration. Stimuli of uniform 
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distribution (ramp signal) and normal distribution (Gaussian noise) were applied 
at the input of the SAR ADC and the optimal bit weights were obtained 
respectively. These two sets of bit weights were applied to the same raw digital 
codes that produced Figure 5.7 to evaluate the quality of the calibration. The 
SNDR and SFDR with bit weights trained by different stimuli are summarized in 
Table 5.1, which suggests that the calibration quality has little dependency on the 
statistics of input stimuli.  
Table 5.1: 
Performance comparison with different training stimulus 
Stimulus SNDR [dB] SFDR [dB] 
Sine wave 67.81 75.87 
Ramp 67.77 73.23 
Noise 67.73 73.31 
At full sampling rate of 37 MS/s, the raw codes were captured by a logic 
analyzer and fed to the BWC-based calibration engine, which was implemented in 
software. The ADC consumes 7.14 mW from a 1.2-V power supply. The 
calibration engine was synthesized and simulated. It burns 2.0 mW and occupies 
0.07 mm2 silicon area. During the testing, the PN was injected by the Ct with a 
similar size to C6, and the first eight MSBs were trained while other weights used 
default values. With this setup, the steady state of the calibration was achieved in 
20 million samples. 
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Figure 5.8: Measured ADC output spectrum before (up) and after (bottom) 
calibration. 
Figure 5.8 shows the ADC output spectra before and after calibration for a 
full-scale 3.11-MHz sine-wave input. They were calculated based on a 100k-point 
FFT. The SNDR, SFDR, THD are improved from 51.71 dB, 55.59 dB, -52.21 dB 
to 69.73 dB, 81.02 dB, -75.91 dB, respectively. Compared with Figure 5.7, the 
HD2 is improved due to less leakage, but other harmonics become worse. The 
reason is suspected to be a fabrication error that increases all capacitors by more 
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than 50% which significantly degrades the sampling bandwidth. The left plot in 
Figure 5.9 presents the measured SNDR, SFDR, THD of the ADC before and 
after the BWC-based calibration. At low input frequencies, the calibration 
improves SNDR and SFDR respectively by 17 dB and 25 dB. The measured chip 
performance is summarized in Table 5.2. At 37 MS/s, the DC and Nyquist FoMs 
of the SAR ADC including the calibration power are 93 and 262 fJ/conversion-
step respectively. 
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Figure 5.9: Measured ADC dynamic performance before and after calibration at 
37 MS/s. 
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Table 5.2: 
Summary of measured chip performance 
Technology 65-nm CMOS 
Resolution 12 bits 
Power Supply 1.2 V  
Signal Swing 2.4 Vpp (differential) 
Sampling Rate 37 MS/s 
SNDR(peak) 70.23 dB 
SFDR(peak) 81.02 dB 
SNDR(Nyquist) 61.02 dB 
SFDR(Nyquist) 72.05 dB 
Analog Power 6.27 mW 
Digital Power 0.87 mW 
Cal. Circuit Power (Synthesized) 2.00 mW 
DC 93 FoM 
(fJ/Conv.) Nyquist 262 
Core Area 0.05 mm2 
Cal. Circuit Area (Synthesized) 0.07 mm2 
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CHAPTER 6 
A TIME-INTERLEAVED SAR ADC 
ARRAY WITH EQUALIZATION-
BASED DIGITAL CALIBRATION       
Although single channel SAR ADCs achieve much higher conversion 
speed by leveraging technology scaling and new design methodology, they cannot 
match that offered by other fast conversion architectures, such as flash and 
folding [36–39], due to their inherent serial operations. However, time 
interleaving provides a viable way to enhance their speed significantly by 
aggregating a number of them. The block diagram of a conceptual M-way time-
interleaved ADC array with an aggregate sample rate of fs is shown in Figure 6.1. 
The individual speed of the interleaved ADCs is 1/M that of the array. One 
inherent drawback of the analog parallelism in a time-interleaved ADC array is 
channel mismatch, which has limited the performance of this conversion 
architecture all along [6, 7, 40–55]. Typical mismatch errors include offset, gain, 
linearity, and sampling aperture skew mismatch errors.  
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Figure 6.1:  The conceptual diagram of an M-way time-interleaved ADC array. 
 
This chapter presents a unique time-interleaved architecture that utilizes 
the equalization-based calibration algorithm to systematically correct various 
inter-channel mismatch problems and intra-channel nonlinearity problems 
simultaneously. With these concerns on conversion accuracy addressed, all the 
analog signal paths are aggressively optimized for the conversion speed and the 
power efficiency. The proposed architecture is demonstrated by a 10-way 600-
MS/s 8-bit time-interleaved SAR ADC array. With the equalization-based 
background digital calibration technique applied, the ADC array achieves a 
measured 7.5-bit ENOB and over 60-dB SFDR. The prototype ADC, 
implemented in a 1.2-V, 0.13-μm CMOS process, occupies an active area of 1.1 
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mm2 while dissipating 30.3 mW, including an on-chip delay-locked loop (DLL) 
and estimated digital calibration logic. 
 
6.1 Channel Mismatch Errors 
Like snowflakes, no two monolithic chips are alike. In a time-interleaved 
ADC array, channel mismatch errors inevitably exist and affect the ADC 
performance.   
Figure 6.1 (a) depicts an ideal ADC transfer curve. It has equally spaced 
decision levels over the full scale range. By connecting the middle point of each 
decision level, a straight line is obtained.  
With channel mismatch errors, the individual channel ADCs have 
different transfer curves. The difference between them produces errors at the 
digital outputs. Major channel mismatch errors are offset mismatch, gain 
mismatch, skew mismatch and linearity mismatch. Taking a two-way interleaved 
ADC array for example, Figure 6.2 (b), (c) and (d) describe these static mismatch 
errors respectively. Offset mismatch originates with the amplifier or comparator 
offset. It shifts transfer curves vertically by different amounts. Gain mismatch 
causes the transfer curves of channel ADCs to have different slopes. Linearity 
mismatch error occurs when the interleaved transfer curves have different 
distortions. Because each channel ADC in turn samples and processes the analog 
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input, these mismatch errors appear in a periodical pattern. Thus, they produce 
particular spurs on the frequency spectra.   
 
Figure 6.2:  ADC transfer curves. (a) ideal, (b) with offset mismatch, (c) with gain 
mismatch, (d) with linearity mismatch. 
An analogy between a two-way time-interleaved ADC and a mixer gives 
an intuitive description of the effect of channel mismatch errors. In Figure 6.3 (a), 
to modulate a baseband sine wave input to a carrier frequency fsw, mathematically, 
a mixer multiplies the input with a bipolar square wave with the frequency of  fsw. 
The output is a chopped sine wave. Figure 6.3 (b) shows the corresponding 
mixing effects in frequency domain. The input tones are convolved with the 
89 
 
Fourier transform of the square wave, so they are duplicated at the multiples of fsw 
with attenuation. Figure 6.3 (c) describes a circuit implementation of the mixer. It 
faces a differential version of Vin. The differential signals are multiplexed to the 
output using two switches driven by the non-inverted and inverted clocks running 
at  fs. 
 
Figure 6.3: Mixer operations. (a) A mathematical model of mixers, (b) Frequency 
convolution, (c) A circuit implementation of mixers. 
Let us first look at gain mismatch error and generalize the conclusion to 
other mismatch errors. In Figure 6.4, a two-way time-interleaved ADC array 
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samples Vin at fs with the gain mismatch error included. To illustrate, we can 
discuss the conversion before the sampling. The upper path with a gain of 1+Δ 
converts Vin (a sine wave) into D0, while the lower path with a gain of 1-Δ 
converts Vin into D1. D0 and D1 are colored in grey and black respectively. They 
are multiplexed to produce the Dout according to the clock SW with a frequency of 
fsw=0.5·fs. 
 
Figure 6.4: A two-way time-interleaved ADC array with gain mismatch errors. 
Figure 6.5 analyzes the gain mismatch error. D0 and D1 are decomposed 
into common signals and differentials signal respectively. Thus, 
   inCM VD =,0 ,           (6.1) 
                 inDM VD =,0 ,         (6.2) 
       inCM VD D=,1 ,         (6.3) 
                inDM VD D-=,1 .        (6.4) 
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Figure 6.5: The time-domain (a) and frequency-domain (b) analysis of gain 
mismatch errors in a two-way time-interleaved ADC array.  
Note that the differential signals are actually caused by the gain mismatch. 
Figure 6.5(a) gives time-domain analysis. Multiplexing the common signals of 
D0,CM and D1,CM produces a the original sine wave. But the effect of multiplexing 
the differential mode signals of D0,DM and D1,DM is the same as that of the mixer 
operation in Figure 6.3(a). It outputs a chopped sine wave, which has the original 
frequency modulated to the multiples of fsw. Figure 6.5(b) shows the multiplexed 
common mode and differential mode signals in frequency domain. The chopped 
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sine wave has the fundamental frequency modulated to the multiples of fsw, 
similar to Figure 6.3(b). With sampling considered, all modulated tones are 
aliased back to the Nyquist band from 0 to fsw, because fsw=0.5fs. Combining the 
two components, the spectrum of the output is obtained. It has a fundamental tone 
and a tone at 0.5fs-fin due to gain mismatch. 
Now the analysis of gain mismatch errors can be extended to offset 
mismatch errors and linearity mismatch errors. In the case of offset mismatch, the 
differential mode signals of D0,CM and D1,CM are two DC signals. So the 
multiplexed differential mode signal has tones at the multiples of 0.5fs. Therefore, 
after sampling, there is a tone at 0.5fs, besides the fundamental one. In the case of 
linearity mismatch, the differential mode signals of D0,CM and D1,CM have 
harmonic distortions at multiples of fin. The multiplexing duplicates these tones 
spanning multiples of 0.5fs. With the aliasing effect of the sampling, the output 
has tones at multiples of fin and 0.5fs less multiples of fin.  
Besides static mismatch, skew mismatch is a significant limiting factor of 
dynamic performance. In time domain, its error has a pattern similar to that of the 
gain mismatch case, but with 90° phase delay. For example, the gain mismatch 
produces the largest error at peaks and bottoms of the sine wave, while the skew 
mismatch produces the largest error at the locations with the largest slope. 
The above observations and analysis can be generalized to an N-way time-
interleaved ADC. Their mismatch spurs and input dependency are summarized in 
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Table 6.1. Offset mismatch spurs locate at multiples of fs/N. Linearity mismatch 
locates at multiples of fs/N plus and minus multiples of fin. Gain and skew 
mismatch errors locate at multiples of fs/N plus and minus of fin. The heights of 
these spurs are proportional to the input magnitude, except for those resulting 
from offset mismatch. And skew mismatch is also proportional to input signal 
frequency. References [56–59] provide analytical results for the effects of these 
mismatch errors. 
Table 6.1: 
Features of channel mismatch errors 
 Mismatch Spurs Input Dependency 
Gain 
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6.2 Existing Solutions 
Various techniques have been reported in the past to mitigate the 
mismatch impairments. The offset mismatch among array ADCs produces a 
periodic error in the digital output, and can be determined either by performing a 
straightforward foreground measurement of the mean value of each ADC’s output 
[40], [41], [60], [61] or by chopping the analog input with a PRBS and 
subsequently measuring the mean value of the output codes [62], [63]. A digital 
filtering technique was reported in [47], which exploits the two-time 
oversampling in video applications to average out the offset between two 
interleaved pipelined ADCs. A non-flat frequency response is introduced in this 
approach due to the two-tap, digital FIR low-pass filter (LPF) that places a zero at 
the Nyquist frequency to suppress the offset mismatch tone. 
To correct the gain mismatch, statistics-, correlation-, and chopper-based 
calibration methods have been developed. In the first scheme, some statistical 
properties of an array ADC’s output, i.e., mean and variance, are used to estimate 
the gain error [40], [41], [60]. The correlation-based technique works by 
modulating the gain errors in different channels by a unique, input-independent 
PRBS and demodulating them in digital domain to extract the gain errors from the 
quantized outputs [64], [65]. In the third approach, gain errors are extracted by 
estimating the correlation between an original output and its chopped version 
without the requirement of a PRBS injection [62]. Skew mismatch can be 
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estimated using the chopper-based method similar to that of the gain mismatch 
treatment [62], or by calculating the variance of the difference between the output 
codes of adjacent channels [60]. A sophisticated digital interpolation needs to be 
performed in either case. The limitations of these techniques are the necessity of a 
stationary, band-limited input signal, complicated digital backend circuits, and a 
long convergence time. In contrast, the two-level sampling scheme proposed in 
[40] and [48] is perhaps a simpler (and more effective) analog solution, in which a 
single, high-speed front-end track-and-hold (T/H) stage is utilized, eliminating 
skew at the first place. 
One common limitation in most of the reported calibration techniques of 
time-interleaved ADC is limited time-interleaving factor. Typically no more than 
2-4 channels are interleaved. Several systematic techniques to calibrate various 
channel mismatch errors have also been reported in the past. A comprehensive, 
frequency-domain digital correction technique, which is capable of correcting 
linear static and dynamic channel mismatch errors, was introduced in [59]. The 
mismatch errors of the array ADCs are first characterized using a frequency-
domain transfer function, and subsequently corrected by a digital FIR filter 
approximating an inverse of that transfer function. The tap coefficients of the 
filters are globally optimized by a weighted least-square algorithm. Taking a 
different approach, a generalized “split ADC” concept also enables an alternative 
comprehensive way to calibrate offset, gain, and sampling skew mismatch errors 
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[66]. Two out of the interleaved ADCs are paired to perform sampling and 
quantization simultaneously, and the difference between the two digital outputs 
contains the offset, gain, and skew mismatch information between the pair. A 
permutation of pairing is then carried out to match all channel ADCs under 
calibration. 
 
6.3 Equalization-Based Digital Calibration 
The block diagram shown in Figure 6.6 embodies the key concept of the 
equalization-based calibration approach. A main ADC is optimized for high speed 
and low power, with little attention to its linearity. With the help of a slow-but-
accurate reference ADC, the desired output is obtained with a decimated sampling 
rate. According to the code-domain linear equalizer shown in Equation (3.2), an 
adaptive digital filter (ADF) can perform an LMS algorithm to correct the 
linearity errors of the main path. Since there is no feedback to the analog domain, 
the analog signal paths are kept as simple and minimal as possible. In steady state, 
the ADF learns the error mechanisms of the main ADC and serves to correct the 
errors in the conversion output; i.e., the main conversion path—the cascade of the 
high-speed, inaccurate ADC and the digital filter—eventually will replicate the 
(ideal) characteristics of the reference ADC [17].  
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Figure 6.6:  Equalization-based adaptive digital calibration of ADC. 
In the form of the generalized code-domain equalizer, )( indf  is Dr, which 
is a quantized version of Vin. 
 
6.4 Proposed Architecture 
In this chapter, the equalization-based background digital calibration 
technique [18]-[22] is extended to correct the channel-mismatch errors in time-
interleaved ADC arrays. Figure 6.7 illustrates the block diagram of the prototype 
time-interleaved ADC array with digital equalization, which corrects both intra-
channel nonlinearity and inter-channel offset, gain, and linearity mismatch errors. 
Following a single 600-MS/s front-end track-and-hold (T/H) stage, high-speed 
digitization is obtained by aggregating the outputs of 10 array ADCs, all clocked 
at 60 MS/s. The array ADCs are implemented using a sub-radix-2 SAR structure 
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and the circuits are aggressively downsized for high conversion bandwidth and 
low power. To achieve 8-bit resolution, each SAR ADC has nine conversion steps. 
Each interleaved ADC is trailed by an ADF that treats that specific signal path. A 
least-mean-square (LMS) algorithm is utilized in the prototype to equalize each of 
the array outputs to the reference ADC, which is realized by a ratio-insensitive, 
1.5-bit/step, 9-bit algorithmic ADC [67]. A unique feature of this treatment is that,  
 
Figure 6.7:  Block diagram of the prototype 10-way time-interleaved ADC array 
with digital equalization. 
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in steady state, the characteristics of the individual ADCs are uniformly aligned to 
that of the reference ADC. The nonlinearity errors of the individual ADCs are 
corrected, which is the same as the digital equalization applied to a single ADC. 
Meanwhile, the conversion errors inherent to time interleaving, including gain, 
offset, and linearity mismatches, are all uniformly eliminated. Figure 6.8 
describes the timing diagram of the two-level sampling scheme applied in this 
design, where Ф is the sampling clock of the T/H stage and Фj  is the sampling 
clock of the jth array ADC (j = 1, 2, ∙∙∙, 10). The array clocks are synthesized and 
aligned to the 600-MHz T/H clock by a dual-loop digital DLL [68]. The reference 
path runs at a fraction of the speed (1/1001) such that its output codes, serving as 
a training sequence, can be distributed evenly to the 10 filters in a round-robin 
fashion. Its sampling clock Фr is synthesized from the ten Фj’s of the array ADCs. 
 
Figure 6.8: Simplified timing diagram of the array. 
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6.5 Prototype Design of an 8-bit 600-MS/s 10-Way 
Time-Interleaved SAR ADC Array with Digital 
Equalization 
6.5.1   Front-End Track-and-Hold Stage 
As thermal noise is usually not the limiting factor of performance at the 8-
bit level, a front-end T/H stage is utilized to enable a two-level sampling scheme 
to tolerate any aperture skews among the interleaved channels. As our linearity 
calibration scheme does not correct skew mismatch, the T/H stage is necessary in 
this work to ensure skew-free operation of the 10 interleaved SAR ADCs and the 
reference ADC. 
The schematic of the T/H stage is shown in Figure 6.9. To achieve a wide 
tracking bandwidth, it utilizes a top-plate sampler and a source follower to buffer 
the sampled analog input. With a 0.3-V input common mode, an NMOS sampling 
switch achieves a large bandwidth, while suffering less from charge injection and 
clock feed-through errors. A half-sized dummy switch is added to further reduce 
any switch-induced errors. In addition, a metal-oxide-metal (MOM) capacitor (Cs) 
forms the main part of the sampling capacitance to mitigate the effect of the 
nonlinear gate capacitance of the PMOS source follower, which also utilizes a 
replica well bias circuit to achieve good linearity and bandwidth by avoiding 
driving the nonlinear well capacitor directly [69]. However, due to a finite 
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bandwidth of the source follower in the tracking phase, a delay in the buffer 
output (as well as the well bias) may still produce distortions [43]. The problem 
stems from the charge sharing between the nonlinear Cgs of the PMOS source 
follower and the sampling capacitor Cs. In this design, the array ADCs present no 
loading to the T/H stage during the tracking phase, as indicated by the timing 
diagram in Figure 6.8; and thus, the bandwidth of the source follower is improved 
dramatically. For example, SPICE simulations reveal a hold-mode, loaded −3-dB 
bandwidth of the source follower in excess of 1.8-GHz with a low-frequency 
large-signal linearity of nearly 9 bits; and the unloaded tracking-mode bandwidth 
is even larger. 
 
Figure 6.9:  Front-end T/H stage of the prototype ADC array. 
Due to the front-end T/H stage, the aperture skew is not a concern in this 
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work between the reference and array ADCs. However, a problem arises in the 
interference or the kickback noise generated by the one that samples first. Two 
source followers are used to buffer the top-plate sampler and to drive the 
reference and array paths separately in this design. SPICE simulations reveal an 
improvement in isolation by 17 and 34 dB from the array to the reference and vice 
versa, respectively. Any potential offset and gain mismatches between the two 
source followers are lumped into the offset and gain errors of the array and 
eventually eliminated by the calibration. Bandwidth matching is also ensured by 
properly sizing the source followers according to their individual loadings (Figure 
6.9). 
 
6.5.2   Dual-Loop Delay-Locked Loop 
The ten 60-MHz sampling clocks of the array ADCs shown in Figure 6.8 
are generated by a dual-loop digital DLL in this design. The DLL, presented in 
Figure 6.10, utilizes an inner loop to generate 10 uniformly spaced clock phases 
and an outer loop to synchronize these 10 phases to the 600-MHz T/H clock. 
Some details of the DLL design are described as follows. 
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Figure 6.10:  Block diagram of the dual-loop digital DLL. 
Consisting of a main variable delay line, a phase detector (PD1), a digital 
loop filter (LF1), and a main DAC (DAC1), the inner loop forms a traditional 
digital DLL. It takes a 60-MHz off-chip clock as input and locks it to a one-cycle-
delayed version through the main delay line, which consists of 10 identical, 
substrate-noise-insensitive, fully differential delay cells with rail-to-rail swing. 
The PD1 compares the input and output of the main delay line and feeds an 
up/down counting signal to the LF1, which is essentially a digital accumulator. 
The control code of the LF1 output determines the delay of each variable delay 
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cell through the main DAC. 
A window-based locking mechanism is utilized by the outer loop, which is 
comprised of the inner loop, a replica delay line driven by an offset control code, 
PD2, LF2, DAC2, and an extra delay cell (Figure 6.10). The falling edges of the 
output clock phases of the main and replica delay lines form a short time-domain 
window, which attempts to trap the rising edge of the 600-MHz T/H clock inside 
by adjusting the delay of the extra delay cell through a normal delay-locking 
feedback via PD2, LF2, and DAC2.  
 
6.5.2.1   Analysis of Loop Dynamics 
Enclosing the inner loop completely in the outer one results in a second-
order system, which raises stability concerns. A simplified S-domain linear model 
of the DLL is shown in Figure 6.11, assuming that the window-based bang-bang 
PDs exhibit a linear transfer curve within the window. The transfer function from 
Ф and Ф’to Ф10 is derived as 
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F  .      (6.5) 
The loop dynamics are governed by the denominator of the transfer 
function. One sufficient condition for DLL to be stable is 
1 1 2 24PD VCDL PD VCDLK K K K> .        (6.6) 
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The reason is that the denominator has two real negative roots under this 
condition. In this prototype design, 1 2PD PDK K»  and 1 210VCDL VCDLK K»  hold, 
which results in a stable second-order DLL. A large signal time-domain analysis 
has also been presented in [68]. 
 
Figure 6.11:  Linearized model of the dual-loop DLL. 
 To add safe margin, the convergence of the inner loop is speeded up by 
performing a power-on binary search algorithm. It equivalently 
increases 11 VCDLPD KK  to make Inequality (6.6) even easier to hold. Figure 6.12 
shows the digital control codes for DAC1 and DAC2, which are indicators of the 
settling behaviors in both loops. Although the binary search occasionally makes a 
mistake in the MSB steps due to the limited bandwidth of DAC1 and the chain of 
delay cells, the following linear search will compensate for the error. Eventually, 
the inner loop exhibits a much faster settling behavior than the outer loop does.  
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Figure 6.12:  Simulated loop dynamics. 
6.5.2.2   Phase Detector 
 The schematic of the window-based bang-bang phase detector is shown in 
Figure 6.13, in which Φ10 is latched by Φ1 and its delayed version [68]. The PD 
states “00” and “11” correspond to a slow and a fast Φ10, respectively, and “01” 
indicates lock (as the rising edge of Φ10 is “trapped” in the timing window formed 
by the rising edge of Φ1 and its delayed version). A benefit of window-based 
phase locking is the relaxed design constraints for the PD, e.g., the dead zone of 
the PD needs not be very small. As a result, simple true single-phase clock (TSPC) 
flip-flops are used for phase sampling. The scalable window of the PD2 formed by 
the main and replica delay lines in this design also enables the loop to track the 
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nonlinear delay of the current-starved inverters and any potential PVT variations, 
resulting in an improved locking range and stability. 
 
Figure 6.13:  Schematic of window-based PD. 
6.5.2.3   Current-Control Delay Cell 
 CMOS-inverter-based variable delay cells are most common for their 
simplicity and low power consumption. One way to control the delay is to vary 
the power supply voltage, but the output swing is delay-dependent [70]. Another 
way is to use current-starved inverters, in which controlled current sources are 
inserted at both power and ground sides of a normal inverter [71]. The problem 
with an inverter-based delay cell is its sensitivity to the power supply noise and 
the substrate noise because of its single-ended nature. A fully differential delay 
cell is proposed to have better noise rejection [72]. However, the output swing is 
limited and delay-dependent. 
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Figure 6.14:  Schematic of the differential rail-to-rail current-control delay cell. 
The variable delay cell proposed in this design is a fully differential, rail-
to-rail swing current-controlled delay cell. The control current is produced by an 
8-bit current-mode DAC. The schematic is described in Figure 6.14. By current 
mirroring, M5 and M10 conduct IDAC, which is defined by an 8-bit DAC. M1, M2, 
M8 and M9 are switches that steer the current. M3, M4, M6 and M7 mirror the 
IDAC to the two outside branches formed by M13, M14, M11 and M12 to charge 
or discharge the capacitive load (CL) with a rail-to-rail swing. Thus the delay is 
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inversely proportional to the IDAC. In the delay chain, the left (or right) CL is the 
gate capacitance of M1 and M8 (or M2 and M9) plus wiring capacitance. Let us 
take Vinp=VDD and Vinn=0 for example to explain the operation. M1 is turned off, 
while M8 is turned on. Thus M3 mirrors no current to M13, while M6 mirrors 
IDAC to M11 to charge the load. The opposite operations are conducted on the 
right half of the circuit. To optimize the maximal operation speed of the delay cell, 
M1, M2, M8 and M9 use minimal channel length to lower the turn-on resistance, 
while M13 is sized much stronger than M3 (the same for the other three current 
mirrors) to improve the driving capability of output branches. 
  
6.5.3 Reference Clock Generator 
As Figure 6.8 shows, it is essential to maintain the non-overlapping time 
between Φ and Φj (j=1, ∙∙∙, 10) and Φr. The alignment between Φ and Φj’s is 
guaranteed by the dual-loop DLL. However Φr is synthesized by the reference 
clock generator from the Φj’s; thus minimal delay of the clock synthesis is critical. 
The block diagram of the clock generator, shown in Figure 6.15, utilizes a 
clock-gating technique to minimize the critical path to a MUX and a single gate. 
According to the channel index (i) outputted from the 10-counter, the MUX 
selects two clocks, Φi and Φi+2, from the 10 clocks. Clock Φi is fed to a 100 
counter. Once 100 pulses of Φi are counted, the 100 counter sends a carry signal 
to the 10 counter for next channel index (i+1), and it produces a gating signal to 
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select the 100th pulse of Φi+2 as the output. Because Φi+2 lags Φi by 2/fs, the 100-
counter has enough time to set up the gating signal. Thus the propagation delay in 
the clock generator is minimized. In the next cycle, the 10-counter sends the 
channel index of i+1, and Φi+1 clocks the 100-counter and the next 100th pulse of 
Φi+1 is gated. The time between the current pulse of Φi+2 and the 100th pulse of 
Φi+3 is 1001/fs.  
 
Figure 6.15: Block diagram of the clock generator for the reference ADC 
sampling clock. 
 
6.5.4 Digital Calibration Circuits  
The block diagram of the ADF for the jth array ADC is shown in Figure 
6.16, which consists of an FIR filter and a bit-weight update unit. The tap values 
of the FIR filter are derived in the bit-weight update unit by comparing the 
reference code (Dr) and the jth array code after correction (Dc,j), with both 
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properly decimated and synchronized. The learning iteration is realized by an 
LMS algorithm with a step size μ. As the LMS update runs at the speed of the 
reference ADC, its circuitry can be shared across all 10 channels and its power 
consumption is negligible. The FIR filter, on the other hand, implements the 10-
tap (including one offset tap) code-domain linear equalizer of Equation (3.2), 
which calculates a weighted sum of all bits in Dj for the jth channel. With the filter 
coefficients properly learned, the 10 FIR filters collectively eliminate the inter-
channel static offset, gain, and nonlinearity mismatch errors in the array, while 
simultaneously performing a sub-radix-2-to-binary conversion on the fly. The 
block diagram of these FIR filters is similar to Figure 4.10. 
 
Figure 6.16:  Block diagram of the ADF for the jth array ADC. 
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The ADFs are implemented in software in their final forms. Because no 
feedback to the analog domain is necessary in this treatment, the approach does 
not compromise the goal of experimental demonstration. The digital calibration 
circuits are also synthesized with Design Compiler for the estimations of power 
and area. The whole digital calibration circuits consume 2.4 mW and they occupy 
0.25 mm2. 
  
6.6 Experimental Results 
The prototype time-interleaved ADC was fabricated in a 1.2-V, 0.13-μm, 
8M-1P MMRF CMOS process. All capacitors were implemented using MOM 
structures with no special attention paid in layout to match them. A die photo with 
all block identified is shown in Figure 6.17. The active area of the ADC array is 
1.0×1.1 mm2.  
All the following measurement results are obtained at room temperature 
with 1.2-V power supply. The testing setup is similar to Figure 4.12. 
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Figure 6.17:  Die photo of the prototype time-interleaved ADC array. 
The DLL was first measured alone by disabling all other blocks on the 
chip. The sampling clock of the 6th channel ADC is buffered by a driver using 
current-model logic (CML), and is observed by Agilent oscilloscope 
(DSO90804A) with an analog bandwidth of 8 GHz and a sampling rate of 40 
GS/s.  Figure 6.18 presents the measured jitter and power consumption within the 
locking range of 0.4-1.4 GHz. As the operating frequency increases, the jitter 
decreases as more current is pumped into the delay cells, while the power 
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consumption goes up linearly. At 1.2 GHz, the DLL exhibits a minimum jitter of 
4.3 ps (Figure 6.19) and consumes 6.2 mW from a 1.2-V power supply. The jitter 
at the operation frequency of the ADC array (600 MHz) is 6.4 ps, which is small 
enough to maintain the non-overlapping time required by Figure 6.8. 
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Figure 6.18:  Measured DLL jitter and power consumption. 
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Figure 6.19:  Measured jitter performance at 1.2 GHz. 
A code-density test (CDT) with a 90% full scale (FS), 1.8-MHz sine-wave 
input was performed to measure the DNL and INL of the array. At a conversion 
speed of 600 MS/s, 0.1 million samples were collected. Figure 6.20 shows the 
measured DNL and INL before and after equalization. The maximum DNL and 
INL values were improved from 1.30 and 1.71 LSBs to 0.30 and 0.23 LSBs, 
respectively. 
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Figure 6.20:  Code-density test results of the ADC array (fs = 600 MS/s, fin = 1.9 
MHz). (a) DNL before calibration, (b) INL before calibration, (c) DNL after 
calibration, and (d) INL after calibration. 
The dynamic performance of the array was also characterized. Driven by a 
90% FS, 1.9-MHz sine wave at its input, the output power spectral density (PSD) 
of the array before and after calibration is shown in Figure 6.21(a) and (b), which 
is further contrasted to the output PSD of the reference ADC shown in Figure 
6.21(c). In Figure 6.21(a), considering the non-binary 8-bit SAR capacitor array 
with a large capacitance spread, it is not surprising that capacitor mismatch has 
resulted in severe harmonic distortions for the SAR ADCs, in conjunction with 
large channel mismatch errors of the array, displayed as large spurs in the PSD. 
The 32.8-dB spurious-free dynamic range (SFDR) is limited by the offset 
mismatch in this case. In contrast, the reference ADC measured a 61.4-dB SFDR, 
showing a better than 8-bit linearity. After the static nonlinearities and mismatch 
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errors are equalized out, the time-interleaved ADC array eventually achieves an 
SNDR of 47.4 dB and an SFDR of 63.6 dB in this case. In experiment, each ADF 
needs approximately 20,000 samples to converge, which results in an adaptation 
time of 200,000 samples for the array, or 1/3 seconds with a 599.4-kS/s reference 
rate. 
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Figure 6.21:  Measured digital output power spectral density of (a) the array 
before calibration, (b) the array after calibration, and (c) the reference ADC (fs = 
600 MS/s, fs,ref = 599.4 kS/s, fin = 1.9 MHz). 
Operating at 600 MS/s, the array performance before and after calibration 
versus the input signal frequency is shown in Figure 6.22(a) and (b). In Figure 
6.22(a), the tap values of the ADFs for the 10 array ADCs were learned with a 
1.8-MHz sine-wave input, and they were frozen for the remaining high-frequency 
measurements. Equalization provided an around 15-dB SNDR and an almost 30-
dB SFDR enhancement. The maximum SNDR was 47.2 dB at 60.2- MHz input 
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Figure 6.22:  Time-interleaved ADC array performance vs. input frequency (fs = 
600 MS/s): (a) with frozen tap values learned at low input frequency and (b) with 
fully adaptive equalization. 
and the maximum SFDR was 65.2 dB at 7.8-MHz input. At input frequencies 
beyond 600 MHz, the array performance was limited by the tracking performance 
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of the T/H stage. In Figure 6.22(b), background calibration was enabled at all 
input frequencies during testing. With calibration, the maximum SNDR was 47.4 
dB and the maximum SFDR was 63.6 dB with a 1.9-MHz input. Compared with 
the results in Figure 6.22(a), the SFDR in Figure 6.22(b) displays a slightly faster 
roll-off at high input frequencies due to the performance roll-off of the reference 
ADC. 
The measured array performance versus the input signal level is plotted in 
Figure 6.23. The 20-dB/decade slope of the SNDR curve indicates that the 
equalization-based digital calibration always successfully identifies and corrects 
the nonlinearities of the time-interleaved ADC array for the part of the conversion 
dynamic range that is exercised by the input, even when this part is small 
compared to the FS to cause degeneration [17]. 
The total power consumption of the prototype chip was 30.3 mW, 
including a 13.6-mW analog power, a 7.6-mW digital power, a 6.7-mW DLL 
power, and a synthesized 2.4-mW power for the calibration logic. All 
measurements were performed with a 1.2-V supply at room temperature. Table 
6.2 summarizes the measurement results of the prototype chip. 
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Figure 6.23: Measured ADC array performance vs. input signal level with 
calibration. 
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Table 6.2: 
Summary of measured chip performance 
Technology 0.13-μm CMOS 
Resolution 8 bits 
Sample Rate 600 MS/s 
Full Scale Input 0.5 V 
Calibration without with 
INL (8-bit level) 1.70 / −1.70 0.23 / −0.19 
DNL (8-bit level) 1.30 / −0.94 0.30 / −0.30 
Peak (dB) 32.1 / 33.9 47.3 / 59.1 SNDR / SFDR 
(fixed weights) Nyqt. (dB) 28.4 / 30.3 43.3 / 56.3 
Peak (dB) 31.0 / 32.8 47.4 / 63.6 SNDR / SFDR 
(adap. weights) Nyqt. (dB) 30.6 / 32.9 40.4 / 48.5 
Power consumption 30.3 mW 
w/ DLL 0.268 pJ/step 
Peak FoM 
w/o DLL 0.208 pJ/step 
Core Area 1.10 mm2 
Cal. Circuit Area (Synthesized) 0.25 mm2 
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CHAPTER 7 
CONCLUSION        
 The extraordinary speed, power efficiency, and integration level of 
modern CMOS technology motivate the substitution of conventional analog 
signal processing by digital counterparts in scaled process nodes. As the interface 
between the analog world and the digital world, ADCs are strongly driven to 
upgrade their conversion speed, resolution and power efficiency. This dissertation 
presents three designs of high-performance and low-power ADCs. They achieve 
the goal by employing process compatible SAR (or time-leaved SAR array for 
high speed ADCs) conversion architecture, and by optimizing the analog circuit 
for speed, power and area, while correcting the accompanying errors using digital 
calibration techniques. 
Charge-redistribution SAR ADCs are power efficient and compatible with 
deeply scaled techniques, but their conversion accuracy is limited by DAC 
mismatch errors. Instead of mitigating the DAC mismatch using cumbersome and 
costly analog solutions, digital calibration can effectively and efficiently solve the 
mismatch problem and enhance the A/D conversion accuracy.  
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The DAC mismatch induced error can be digitally corrected if and only if 
it induces no missing decision level. DAC mismatch errors in a sub-radix-2 SAR 
ADC are digitally correctable. Small conversion radix allows large mismatch 
tolerance, but increases the number of conversion steps for a target resolution. 
A generalized code-domain linear equalizer is proposed to model the 
transfer function of a SAR ADC. Compared to the original linear equalizer, the 
generalized equalizer builds a framework that governs a variety of digital 
calibration methods. The generalized code-domain linear equalizer applies a 
linear function or operation to both sides of the original equalizer. By designing 
the applied function appropriately, the generalized code-domain linear equalizer 
can be quite convenient to use. 
Under the direction of the generalized code-domain linear equalizer, a 
proposed perturbation-based calibration exploits the superposition principle of 
linear systems to detect the DAC mismatch errors in a SAR ADC, and a proposed 
bit-wise-correlation-based (BWC-based) calibration utilizes the statistical 
independence between the analog input and an injected PRBS to identify any 
DAC mismatch errors. They use adaptive digital signal processing techniques to 
eliminate the mismatch-related conversion errors. The perturbation-based 
calibration scheme is capable of fast convergence with minimal hardware 
overhead, but its speed is halved in background calibration due to double 
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conversion. In contrast, the BWC-based digital calibration converges slowly but 
results in no speed degradation. 
Time-interleaved SAR ADC arrays inherit the power efficiency of SAR 
and take advantage of parallelism to achieve high-speed conversion. However, 
their performance is limited by various channel mismatch errors. Using a slow but 
accurate reference ADC, the equalization-based digital calibration algorithm 
uniformly aligns the characteristics of individual channel ADCs to that of the 
reference ADC. As a result, both intra-channel nonlinearity and inter-channel 
mismatch errors are simultaneously corrected. This calibration method has no 
compromise of conversion speed and offers a fast convergence but at the expense 
of an accurate reference ADC. 
The introduced three calibration techniques require no feedback to the 
analog path, and thus the analog signal paths are kept as simple and short as 
possible to fully exploit the intrinsic speed of modern CMOS technologies. Under 
the framework of the generalized code-domain linear equalizer, the confluence of 
the SAR conversion architecture, time interleaving, and digital calibration 
techniques has culminated in a set of unique analog-to-digital conversion 
approaches with a potential to simultaneously achieve excellent power efficiency, 
superb linearity and high conversion speed in deeply scaled CMOS technology. 
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7.1 Future Directions 
Three background digital calibration techniques introduced in this 
dissertation have been experimentally demonstrated in SAR ADCs with excellent 
performance in terms of conversion power/area efficiency, linearity, dynamic 
range and speed. With the generalized code-domain linear equalizer, these 
techniques can be easily extended to calibrate linear errors in other conversion 
architectures, including but not limited to pipelined, algorithmic and subranging. 
Further research efforts can also be exerted on a more comprehensive form of 
equalizer, which covers linear, nonlinear and memory error sources in high-
performance ADCs. Although increased digital computation power can be 
foreseen, the continuation of Moore’s law will probably make the tradeoff 
worthwhile. 
Though merits of the conventional SAR conversion architecture are 
thoroughly exploited during the designs, the inherent limitations cannot be 
neglected. The serial operation of a SAR ADC folds many conversion steps into 
one piece of hardware, which not only limits the conversion speed but also 
significantly increases the internal operation speed. The ensuing large internal 
signal bandwidth and the signal-amplification-free searching algorithm of SAR 
ADCs make noise an inevitable bottleneck in high-resolution designs. Recent 
research works overcome these inherent disadvangtages by using multi-bit-per-
trial architecutres or proposing hybrid architectures between SAR and others such 
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as pipelined and subranging. However, in these works, some merits of the 
conventional form of the SAR are lost, and new problems are introduced. For 
example, the comparator offset degrades the performance in a multi-bit-per-trial 
architecutre; and the signal swing is reduced and precision amplification becomes 
problematic when SAR is combined with pipeline. Future research can work on 
better conversion architectures. Nevertheless, digital calibration techniques and 
conversion architectures should be explored together to fully excite the strength of 
the conversion architectures in deeply scaled CMOS technologies.  
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